NXP Semiconductors Application Notes

Document Number: AN13767 Rev. 0, 11/2022

# **3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API**

Featuring Motor Control Application Tuning (MCAT) Tool

by: NXP Semiconductors

# 1. Introduction

This application note describes the design of a 3-phase Permanent Magnet Synchronous Motor (PMSM) vector control (Field Oriented Control - FOC) drive with 2shunt current sensing with and without position sensor.

This design serves as an example of motor control design using NXP S32K3 automotive family with MCUs based on a 32-bit Arm<sup>®</sup> Cortex-M7<sup>®</sup> core with IEEE-754 compliant single precision floating point unit optimized for a full range of automotive applications. An innovative drivers set, Real-Time Drivers (RTD), are used to configure and control the MCU. It complies with Automotive-SPICE, ISO 26262, ISO 9001 and IATF 16949. Low-level drivers of RTD and S32 Design Studio Configuration Tools (S32CT) are used to demonstrate non-AUTOSAR approach.

Following are the supported features:

- 3-phase PMSM speed Field Oriented Control
- Current sensing with two shunt resistors
- Shaft position and speed estimated by sensorless algorithm or encoder position sensor
- Application control user interface using FreeMASTER debugging tool
- Motor Control Application Tuning (MCAT) tool

### Contents

1.	Introd	uction	1
2.	Syster	n concept	2
3.	PMSN	A field oriented control	3
	3.1.	Fundamental principle of PMSM FOC	3
	3.2.	PMSM model in quadrature phase synchronous	
	referenc	e frame	4
	3.3.	Phase current measurement and output voltage	
	actuatio	n	6
	3.4.	Rotor position/speed estimation	8
	3.5.	Field weakening	9
4.	Softw	are implementation on the S32K344	11
	4.1.	S32K344 – Key modules for PMSM FOC control	11
	4.2.	S32K344 device initialization	15
	4.3.	Software architecture	42
5.	FreeM	IASTER and MCAT user interface	57
	5.1.	MCAT Settings and Tuning	58
	5.2.	MCAT application Control	62
6.	Concl	usion	63
7.	Refere	ences	63



# 2. System concept

The system is designed to drive a 3-phase PMSM. The application meets the following specifications:

- Based on the S32K3x4-Q172 development board for general-purpose industrial and automotive applications. See [1] for more information.
- DEVKIT-MOTORGD containing GD3000 MOSFETs pre-driver with extensive set of functions and condition monitoring (see [9] [10] )
- Real-Time Drivers (RTD) and S32CT (non-AUTOSAR) used as S32K44 device configuration and control tool being a part of the S32 Design Studio for S32 Platform (S32DS) a NXP's complimentary integrated development environment (IDE) (see PMSM field oriented control)
- Control technique incorporating:
  - Field Oriented Control of 3-phase PM synchronous motor without position sensor
  - o Closed-loop speed control with action period of 1ms
  - o Closed-loop current control with action period of 100µs
  - Bi-directional rotation
  - Flux and torque independent control
  - Field weakening control extending speed range of the PMSM beyond the base speed
  - Position and speed is estimated by Extended Back Electromotive Force (eBEMF) observer or obtained by Encoder sensor
  - Open-loop start up with two stage alignment
  - Reconstruction of three-phase motor currents from two shunt resistors
  - $\circ$  FOC state variables sampled with 100 µs period
- Automotive Math and Motor Control Library (AMMCLIB) FOC algorithm built on blocks of precompiled SW library (see [5])
- FreeMASTER software control interface (motor start/stop, speed setup) (see [4] )
- FreeMASTER software monitor (monitoring/visualization of application variables)
- FreeMASTER embedded Motor Control Application Tuning (MCAT) tool (motor parameters, current loop, sensorless parameters, speed loop) (see [13] )
- FreeMASTER software MCAT graphical control page (required speed, actual motor speed, start/stop status, DC-Bus voltage level, motor current and system status)
- FreeMASTER software speed scope (observes actual and desired speeds, DC-Bus voltage and motor current)
- FreeMASTER software high-speed recorder (reconstructed motor currents, vector control and algorithm quantities)
- DC-Bus over-voltage and under-voltage, over-current, overload and start-up fail protection

# 3. PMSM field oriented control

# 3.1. Fundamental principle of PMSM FOC

High-performance motor control is characterized by smooth rotation over the entire speed range of the motor, full torque control at zero speed, and fast acceleration/deceleration. To achieve such control, Field Oriented Control is used for PM synchronous motors.

The FOC concept is based on an efficient torque control requirement, which is essential for achieving a high control dynamic. Analogous to standard DC machines, AC machines develop maximal torque when the armature current vector is perpendicular to the flux linkage vector. Thus, if only the fundamental harmonic of stator magnetomotive force is considered, the torque  $T_e$  developed by an AC machine, in vector notation, is given by the following equation:

$$T_e = \frac{3}{2} \cdot pp \cdot \overline{\psi_s} \times \overline{\iota}_s$$

### Equation 1

Where *pp* is the number of motor pole-pairs, *i*<sub>s</sub> is stator current vector and  $\psi_s$  represents vector of the stator flux. Constant 3/2 indicates a non-power invariant transformation form.

In instances of DC machines, the requirement to have the rotor flux vector perpendicular to the stator current vector is satisfied by the mechanical commutator. As there is no such mechanical commutator in AC Permanent Magnet Synchronous Machines (PMSM), the functionality of the commutator has to be substituted electrically by enhanced current control. This reveals that stator current vector should be oriented in such a way that the component necessary for magnetizing of the machine (flux component) shall be isolated from the torque producing component.

This can be accomplished by decomposing the current vector into two components projected in the reference frame, often called the dq frame that rotates synchronously with the rotor. It has become a standard to position the dq reference frame such that the d-axis is aligned with the position of the rotor flux vector, so that the current in the d-axis will alter the amplitude of the rotor flux linkage vector. The reference frame position must be updated so that the d-axis should be always aligned with the rotor flux axis.

The rotor flux axis is locked to the rotor position, when using PMSM machines, a mechanical position transducer or position observer can be utilized to measure the rotor position and the position of the rotor flux axis. When the reference frame phase is set such that the d-axis is aligned with the rotor flux axis, the current in the q-axis represents solely the torque producing current component.

Setting the reference frame speed synchronously with the rotor flux axis further results into d and q axis current components appearing as DC values. This implies utilization of simple current controllers to control the demanded torque and magnetizing flux of the machine, thus simplifying the control structure design.

*Figure 1* shows the basic structure of the vector control algorithm for the PM synchronous motor. To perform vector control, it is necessary to perform the following four steps:

- 1. Measure the motor quantities (DC link voltage and currents, rotor position/speed).
- 2. Transform measured currents into the two-phase orthogonal system  $(\alpha, \beta)$  using a Clarke transformation. After that transform the currents in  $\alpha$ ,  $\beta$  coordinates into the d, q reference frame using a Park transformation.
- 3. The stator current torque  $(i_{sq})$  and flux  $(i_{sd})$  producing components are separately controlled in d, q rotating frame.
- 4. The output of the control is stator voltage space vector and it is transformed by an inverse Park transformation back from the d, q reference frame into the two-phase orthogonal system fixed with the stator. The output three-phase voltage is generated using a space vector modulation.

Clarke/Park transformations discussed above are part of the Automotive Math and Motor Control Library set (see [5]).

To decompose currents into torque and flux producing components ( $i_{sd}$ ,  $i_{sq}$ ), position of the motormagnetizing flux has to be known. This requires knowledge of accurate rotor position as being strictly fixed with magnetic flux. This document deals with the FOC control where the position and velocity is obtained by either a position/velocity estimator or incremental Encoder sensor.



Figure 1. Field oriented control transformations

# 3.2. PMSM model in quadrature phase synchronous reference frame

Quadrature phase model in synchronous reference frame is very popular for field oriented control structures, because both controllable quantities, current and voltage, are DC values. This allows to employ only simple controllers to force the machine currents into the defined states. Furthermore, full decoupling of the machine flux and torque can be achieved, which allows dynamic torque, speed and position control.

The equations describing voltages in the three phase windings of a permanent magnet synchronous machine can be written in matrix form as follows:

$$\begin{bmatrix} u_a \\ u_b \\ u_c \end{bmatrix} = R_s \begin{bmatrix} i_a \\ i_b \\ i_c \end{bmatrix} + \frac{d}{dt} \begin{bmatrix} \psi_a \\ \psi_b \\ \psi_c \end{bmatrix}$$

### Equation 2

where the total linkage flux in each phase is given as:

**PMSM** field oriented control

$$\begin{bmatrix} \psi_a \\ \psi_b \\ \psi_c \end{bmatrix} = \begin{bmatrix} L_{aa} & L_{ab} & L_{ac} \\ L_{ba} & L_{bb} & L_{bc} \\ L_{ca} & L_{cb} & L_{cc} \end{bmatrix} \begin{bmatrix} i_a \\ i_b \\ i_c \end{bmatrix} + \Psi_{PM} \begin{bmatrix} \cos\left(\theta_e\right) \\ \cos\left(\theta_e - \frac{2\pi}{3}\right) \\ \cos\left(\theta_e + \frac{2\pi}{3}\right) \end{bmatrix}$$

#### **Equation 3**

where  $L_{aa}$ ,  $L_{bb}$ ,  $L_{cc}$ , are stator phase self-inductances and  $L_{ab}=L_{ba}$ ,  $L_{bc}=L_{cb}$ ,  $L_{ca}=L_{ac}$  are mutual inductances between respective stator phases. The term  $\Psi_{PM}$  represents the magnetic flux generated by the rotor permanent magnets, and  $\theta_e$  is electrical rotor angle.



Figure 2. Orientation of stator (stationary) and rotor (rotational) reference frames, with current components transformed into both frames

The voltage equation of the quadrature phase synchronous reference frame model can be obtained by transforming the three phase voltage equations (*Equation 2*) and flux equations (*Equation 3*) into a two phase rotational frame which is aligned and rotates synchronously with the rotor as shown in *Figure 2*. Such transformation, after some mathematical corrections, yields the following set of equations:

$$\begin{bmatrix} u_d \\ u_q \end{bmatrix} = R_s \begin{bmatrix} i_d \\ i_q \end{bmatrix} + \begin{bmatrix} L_d & 0 \\ 0 & L_q \end{bmatrix} \frac{d}{dt} \begin{bmatrix} i_d \\ i_q \end{bmatrix} + \omega_e \begin{bmatrix} 0 & -L_q \\ L_d & 0 \end{bmatrix} \begin{bmatrix} i_d \\ i_q \end{bmatrix} + \omega_e \Psi_{PM} \begin{bmatrix} 0 \\ 1 \end{bmatrix}$$

#### Equation 4

where  $\omega_e$  is electrical rotor speed. The *Equation 4* represents a non-linear cross dependent system, with cross-coupling terms in both d and q axis and BEMF voltage component in the q-axis. When FOC concept is employed, both cross-coupling terms shall be compensated in order to allow independent control of current d and q components. Design of the controllers is then governed by following pair of equations, derived from *Equation 4* after compensation:

$$u_d = R_s i_d + L_d \frac{di_d}{dt}$$

Equation 5

$$u_q = R_s i_q + L_q \frac{di_q}{dt}$$

#### **Equation 6**

This equation describes the model of the plant for d and q current loop. Both equations are structurally identical, therefore the same approach of controller design can be adopted for both d and q controllers. The only difference is in values of d and q axis inductances, which results in different gains of the controllers. Considering closed loop feedback control of a plant model as in either equation, using standard PI controllers, then the controller proportional and integral gains can be derived, using a pole-placement method, as follows:

$$K_p = 2\xi\omega_0 L - R$$
  
Equation 7

$$K_i = \omega_0^2 L$$
  
Equation 8

where  $\omega_0$  represents the system *natural frequency* [rad/sec] and  $\zeta$  is the Damping factor [-] of the current control loop.



Figure 3. FOC Control Structure

# 3.3. Phase current measurement and output voltage actuation

The 3-phase voltage source inverter shown in *Figure 4* uses three shunt resistors (R56, R57, R58) placed in three legs of the inverter as phase current sensors. Stator phase current which flows through the shunt resistor produces a voltage drop which is interfaced to the Analog-to-Digital Converter (ADC) of microcontroller through conditional circuitry. Shunt resistor R60 is used as DC current sensor. Voltage drop is interfaced to GD3000 pre-driver internal operational amplifier and pre-driver is using it to detect an overcurrent event. (refer to DEVKIT-MOTORGD Schematic available at [9] ).

#### **PMSM** field oriented control



Figure 4. 3-phase DC/AC inverter with shunt resistors for current measurement

The following figure shows a gain setup and input signal filtering circuit for operational amplifier which provides the conditional circuitry and adjusts voltages to fit into the ADC input voltage range.



Figure 5. Phase current measurement conditional circuitry

The phase current sampling technique is a challenging task for detection of phase current differences and for acquiring full three phase information of stator current by its reconstruction. Phase currents flowing through shunt resistors produces a voltage drop which needs to be appropriately sampled by the ADC when low-side transistors are switched on. The current cannot be measured by the current shunt resistors at an arbitrary moment. This is because the current only flows through the shunt resistor when the bottom transistor of the respective inverter leg is switched on. Therefore, considering *Figure 4*, phase A current is measured using the R56 shunt resistor and can only be sampled when the low side transistor Q2 is switched on, and the current in phase B can only be measured if the low side transistor Q4 is switched on. To get an actual instant of current sensing, transistor switching combination needs to be known.

Generated duty cycles (phase A, phase B, phase C) of two different PWM periods are shown in *Figure* 6. These phase voltage waveforms correspond to a center-aligned PWM with sine-wave modulation. As shown in the following figure, (PWM period I), the best sampling instant of phase current is in the middle of the PWM period, where all bottom transistors are switched on. However, not all three currents can be measured at an arbitrary voltage shape. PWM period II in the following figure shows the case when the bottom transistor of phase A is ON for a very short time. If the ON time is shorter than a certain critical time (depends on hardware design), the current cannot be correctly measured.

**PMSM** field oriented control



Figure 6. Generated phase duty cycles in different PWM periods

In standard motor operation, where the supplied voltage is generated using the space vector modulation, the sampling instant of phase current takes place in the middle of the PWM period in which all bottom transistors are switched on. If the duty cycle goes to 100%, there is an instant when one of the bottom transistors is switched on for a very short time period. Therefore, only two currents are measured and the third one is calculated from equation:

$$i_A + i_B + i_C = 0$$

### NOTE

Although, there are three shunt resistors available on the power stage board (R56, R57, R58) and S32K344 has three AD converters, only two currents are measured simultaneously in this application in order to demonstrate ADC Single-shot mode and BCTU control mode in parallel. Third stator current is calculated based on *Equation 9*. To measure two stator currents in two inverter legs correctly, minimum ON times for the low-side switches are ensured by appropriate duty cycle limit.

# 3.4. Rotor position/speed estimation

In this application, rotor position and speed are either estimated sensorless by eBEMF observer or obtained by Encoder sensor. eBEMF observer as well as incremental Encoder sensor provide only relative position. To get absolute position, initial position must be known. This application uses mechanical rotor alignment when the rotor is moved from unknown to known position. The two stage alignment process is described in details in the section *State* – *ALIGN*.

Application in Sensorless mode must start with open loop start-up sequence to move the motor up to a speed value where the observer provides sufficiently accurate speed and position estimations. As soon as the observer provides appropriate estimates, application transits to closed-loop mode, when the rotor speed and position calculation is based on the estimation of a eBEMF in the stationary reference frame using a Luenberger type of observer. eBEMF observer is a part of the NXP's Automotive Math and Motor Control library.

Application in encoder mode can start from zero speed because speed and position are provided by sensor.

Structure and implementation details are discussed in section AMMCLib Integration.

# 3.5. Field weakening

Field weakening is an advanced control approach that extends standard FOC to allow electric motor operation beyond base speed. The back electromotive force (BEMF) is proportional to the rotor speed and counteracts the motor supply voltage. If a given speed is to be reached, the terminal voltage must be increased to match the increased stator BEMF. A sufficient voltage is available from the inverter in the operation up to the base speed. Beyond the base speed, motor voltages  $u_d$  and  $u_q$  are limited and cannot be increased because of the ceiling voltage given by inverter. Base speed defines the rotor speed at which the BEMF reaches maximal value and motor still produces the maximal torque.

As the difference between the induced BEMF and the supply voltage decreases, the phase current flow is limited, hence the currents  $i_d$  and  $i_q$  cannot be controlled sufficiently. Further increase of speed would eventually result in BEMF voltage equal to the limited stator voltage, which means a complete loss of current control. The only way to retain the current control even beyond the base speed is to lower the generated BEMF by weakening the flux that links the stator winding. Base speed splits the whole speed motor operation into two regions: constant torque and constant power, see *Figure 7*.



Figure 7. Constant torque/power operating regions

Operation in constant torque region means that maximal torque can be constantly developed while the output power increases with the rotor speed. The phase voltage increases linearly with the speed and the current is controlled to its reference. The operation in constant power region is characterized by a rapid decrease in developed torque while the output power remains constant. The phase voltage is at its limit while the stator flux decreases proportionally with the rotor speed, see *Figure 8*.



Figure 8. Constant flux/voltage operational regions

FOC splits phase currents into the q-axis torque component and d-axis flux component. The flux current component  $I_d$  is used to weaken the stator magnetic flux linkage  $\Psi_S$ . Reduced stator flux  $\Psi_S$  yields to lower BEMF and condition of Field Weakening is met. More details can be seen from the following phasor diagrams of the PMSM motor operated exposing FOC control without (left) and with FW (right), as shown in the following figure.



Figure 9. Steady-state phasor diagram of PMSM operation up to base speed (left) and above speed (right)

FOC without FW is operated demanding d-axis current component to be zero ( $I_d=0$ ) to excite electric machine just by permanent magnets mounted on the rotor. This is an operation within constant torque region (see *Figure 7*), since whole amount of the stator current consists of the torque producing component  $I_q$  only (see *Figure 9* left). Stator magnetic flux linkage  $\Psi_{S1}$  is composed of rotor magnetic flux linkage  $\Psi_{PM}$ , which represents the major contribution and small amount of the magnetic flux linkage in q-axis  $L_qI_q$  produced by q-axis current component  $I_q$ . Based on the Faraday's law, rotor magnetic flux linkage  $\Psi_{PM}$  and stator magnetic flux linkage  $\Psi_{S1}$  produce BEMF voltage  $E_{PM1}=\omega_{e1}\Psi_{PM}$ perpendicularly oriented to rotor magnetic flux  $\Psi_{PM}$  in q-axis and BEMF voltage  $E_{S1}=\omega_{e1}\Psi_{S1}$ perpendicularly oriented to stator magnetic flux  $\Psi_{S1}$ , respectively (see *Figure 9* left). Both voltages are directly proportional to the rotor speed  $\omega_{e1}$ . If the rotor speed exceeds the base speed, the BEMF voltage  $E_{S1}=\omega_{e1}\Psi_{S1}$  approaches the limit given by VSI and  $I_q$  current cannot be controlled. Hence, field weakening has to take place. In FW operation,  $I_d$  current is controlled to negative values to "weaken" stator flux linkage  $\Psi_{S2}$  by  $-L_dI_d$  component as shown in *Figure 9* right. Thanks to this field weakening approach, BEMF voltage induced in the stator windings  $E_{S2}$  is reduced below the VSI voltage capability even though  $E_{PM2}$  exceeds it.  $I_q$  current can be controlled again to develop torque as demanded. Unlike the previous case, this is an operation within constant power region (see *Figure 7*), where  $I_q$  current is limited due to  $I_s$  current vector size limitation (see *Figure 9* right). In FW operation, stator magnetic flux linkage  $\Psi_S$  consists of three components now: rotor magnetic flux linkage  $\Psi_{PM}$ , magnetic flux linkage in q-axis  $\Psi_q = L_qI_q$  produced by q-axis current component  $I_q$  and magnetic flux linkage in d-axis  $\Psi_d = -L_dI_d$  produced by negative d-axis  $I_d$  current component that counteracts to  $\Psi_{PM}$ .

There are some limiting factors that must be taken into account when operating FOC control with field weakening:

- Voltage amplitude *u\_max* is limited by power as shown in *Figure 10* left
- Phase current amplitude *i\_max* is limited by capabilities of power devices and motor thermal design as shown in *Figure 10* right
- Flux linkage in d-axis is limited to prevent demagnetization of the permanent magnets



Figure 10. Voltage (left) and current (right) limits for PMSM drive operation

NXP's Automotive Math and Motor Control library offers a software solution for the FOC with field weakening respecting all limitations discussed above. This library based function is discussed in section *AMMCLib Integration*.

# 4. Software implementation on the S32K344

# 4.1. S32K344 – Key modules for PMSM FOC control

The S32K344 device includes modules such as the Enhanced Modular IO Subsystem (eMIOS), Logic Control Unit (LCU), Trigger MUX (TRGMUX), Body Cross-triggering Unit (BCTU) and Analogue-to-Digital Converter (ADC) suitable for real-time control applications, in particular, motor control applications. These modules are directly interconnected and can be configured to meet various motor control application requirements. *Figure 11* shows a module interconnection for a typical PMSM FOC application working in sensorless or sensor-based mode using dual shunt current sensing and encoder position sensor. The modules are described below and the detailed description can be found in the S32K3xx Reference Manual (see [7]).

# 4.1.1. Module interconnection

The modules involved in output actuation, data acquisition and synchronization of actuation and acquisition, form the so-called Control Loop. This control loop consists of the eMIOS, LCU, TRGMUX, BCTU and ADC modules. The control loop is a modular concept and is very flexible in operation and can support static, dynamic or asynchronous timing.

eMIOS plays a role of the real time timer/counter. Within the control loop it is responsible for generation of PWM signal (period, duty cycle), generation of the trigger for analogue data capturing in the precise moment or counting edges of encoder signal. LCU enriches this modular concept with advance features. In PWM generation it is responsible for creation of PWM complementary pairs, dead time insertion, disabling/enabling PWM outputs or it preprocess signals from an encoder sensor to get quadrature decoder functionality.

BCTU and ADC modules are responsible for analog data capturing. BCTU answers question "what is going to be measured?" by a predefined list of ADC channels. The ADC answers question "How it is going to be measured?" by setting a conversion resolution, sampling duration etc.

eMIOS and LCU are connected through TRGMUX unit which is responsible for a configurable signal interconnection within the microcontroller. The eMIOS channels CH1-CH3 create 3-phase center aligned PWM signal and share PWM time base CH0. The center aligned PWM is formed using flexible Output Pulse Width Modulation Buffered (OPWMB) eMIOS mode where each channel uses two compare registers (A, B) to control rising and falling edge independently. LCU OUT0-OUT5 create commentary PWM pairs to control particular MOSFET transistors. The LCU uses true tables, output polarity control and configurable digital filters to generate control signals for transistors with inserted deadtime. The eMIOS CH4 is dedicated for trigger functionality. Same as in case of PWM signals OPWMB mode is also used for trigger. The CH4 is linked with trigger time base CH23. Time bases CH0 and CH23 are synchronized, what offers possibility of an independent configuration of sampling and PWM frequency.

BCTU is linked with eMIOS channels through the channel flag. When the flag is set, BCTU starts to execute conversions according to the list of conversions and clears the flag back. BCTU is capable of controlling all three ADCs, so list of single or parallel conversions can be invoked. In this example a list of parallel conversions of ADC0 and ADC1 is used to obtain phase currents and DC-bus voltage. Conversion results are stored to BCTU FIFO. ADC2 is used for microcontroller temperature measurement to demonstrate non real time background measurement.

Quadrature decoder functionality is achieved by cooperation of eMIOS, LCU and TRGMUX. LCU decodes encoder signals PHA and PHB into digital signals, which carry captured edges per particular rotor direction. The eMIOS module works as a counter and holds captured edges for clockwise CH5 and counter clockwise CH6 direction. Absolute position is obtained by subtracting counters values.

Detailed description can be found in the S32K3xx Reference Manual (see [7]).

Software implementation on the S32K344



Figure 11. S32K344 module interconnection

# 4.1.2. S32K344 and FETs pre-driver interconnection

Excitation of power FETs is ensured by NXP GD3000 pre-driver. This analog device is equipped with charge pump that ensures external FETs drive at low power supply voltages. Moreover, three external bootstrap capacitors provide gate charge to the high-side FETs (see [9] [10] ). NXP's Three-Phase Brushless Motor Pre-Driver Software Driver (TPP) is used to control and to configure GD3000.

Configuration of GD3000 pre-driver is realized via LPSPI1 module. The GD3000 allows different operating modes to be set and locked by SPI commands. SPI commands also report condition of the GD3000 based on the internal monitoring circuits and fault detection logic. S32K344 detects fault state of the GD3000 by means of interrupt signal on PTC7 pin. Integrated current sensing amplifier with analog comparator allow to measure DC bus current and detect overcurrent. Interconnection between S32K344 and GD3000 is briefly depicted in *Figure 11*.

# 4.1.3. Module involvement in digital PMSM FOC control loop

This section will discuss timing and modules synchronization to accomplish PMSM FOC on the S32K344 and the internal hardware features.

The time diagram of the automatic synchronization between PWM and ADC in the PMSM application is shown in *Figure 12*.

The PMSM FOC control with dual-shunt current measurement is based on static timing. It means the trigger point of the ADC conversions is located at same place within every control loop cycle. This trigger point is also configurable during runtime.

eMIOS timer uses the concept of time bases for signal synchronization. There are 5 channels (CH0, CH8, CH16, CH22 and CH23) which can act as the time base what means that other channels can see value of their counter through the bus. CH0,CH8,CH16 can create local time bases for 7 channels and CH22 and CH23 can create a global time bases for any channel. In the example CH0 creates the PWM time base for channels CH1,CH2 and CH3 which are responsible for PWM signal generation. The CH23 creates a TRIGGER time base for CH4 which is responsible for triggering BCTU. Both time bases operate in Modulus Counter Buffered (MCB) up counting mode, where period is set by register A. It is possible to start time bases synchronously by enabling eMIOS global prescaler. Offset between time bases is given by time base channel initial counter value. In this example time bases are synchronous with no offset.

PWM frequency is 20 kHz and sampling frequency is 10 kHz. PWM channels and trigger channels operates in OPWMB mode. Channel output signal is formed by comparing channel registers A and B with time base counter. For example PWM signal for phase A is generated by output of the CH1. Center aligned PWM is achieved by proper setting of registers A and B. PWM A signal is routed to LCU where complementary signals for particular MOSFETs are created (LCU0 OUT0 and OUT1) respecting pre-driver input polarity and the dead time is inserted.

Trigger signal CH4 is formed in the same way as PWM signals. An important point here is that the connection between BCTU and CH4 is through the CH4 flag and not through the CH4 output. Flag can be generated on both compares or on compare with register B only. In this example, the flag is set on register B only it means on falling edge of the CH4 output signal. CH4 output signal can be routed using the TRGMUX to microcontroller pin for trigger debugging.

When flag of eMIOS CH4 is set, the BCTU starts list of conversions controlling ADC0 and ADC1 and also clears back the CH4 flag. I<sub>PHA</sub> and I<sub>PHB</sub> stator currents are measured simultaneously at the beginning of PWM cycle, which is in the middle of non-active vector, where bottom MOSFETs of both inverter legs are open, and currents flow through shunt resistors. DC-bus voltage U<sub>DCbus</sub> is measured in the following sample. The ADC results are stored into BCTU FIFO result registers and interrupt is raised on watermark event. FOC control algorithm calculates new duty-cycle values based on measured currents and DC-bus voltage and updates eMIOS channels CH1, CH2, CH3. Register A and B are double-buffered so change will be coherently propagated on channels time base reload.

Software implementation on the S32K344



Figure 12. Time Diagram of PWM and ADC Synchronization

# 4.2. S32K344 device initialization

To simplify and accelerate an application development, embedded part of the PMSM FOC motor control application has been created using S32 Design studio, RTD drivers (low level part) and S32K344 is configured using S32 Configuration Tools, see the following figure.



Figure 13. Config tools

*Figure 14* describes the example project structure in the S32 Design Studio. Current settings of Config tools are stored in MCSPTE1AK344\_PMSM\_FOC\_2Sh\_ll.mex file and generated files by config tools (all configuration structures) can be found in folders board and generate. When a component is added using the config tool, its SW driver is copied into folder RTD so only used drivers are part of the project.



### Figure 14. Example project structure

Peripherals are initialized at beginning of the main() function. For each S32K344 module, there is a specific initialization function, that uses configuration structures generated by Config tools to configure the MCU. XXX\_Init functions must be called before any other Application Programming Interface (API) from the module. It is important to initialize Clock and OsIf at first. OsIf initializes systic timer which can be used for timeout measurements in other modules. The last function to call during the initialization process is Emios\_Mcl\_Ip\_Init. It initializes time bases and enables their counters what initiate control cycle.

List of the initialization APIs:

- Clock\_Ip\_Init() Initializes MCU clock configuration
- OsIf\_Init() Initializes the OS interface (basic timing/Os services for drivers)
- IntCtrl\_Ip\_Init() Initializes the configured interrupts
- IntCtrl\_Ip\_ConfigIrqRouting() Initializes interrupt handlers
- Siul2\_Port\_Ip\_Init() Initializes PINs and PORT configuration
- Trgmux\_Ip\_Init() Initializes TRGMUX module configuration
- Lpuart\_Uart\_Ip\_Init() Initializes LPUART module configuration
- Adc\_Sar\_Ip\_Init() Initializes ADC modules configuration
- Lcu\_Ip\_Init() Initializes LCU module configuration
- Lpspi\_Ip\_Init() Initializes LPSPI module configuration
- Siul2\_Icu\_Ip\_Init() Initializes input capture configuration for External Interrupt Request (EIRQ)
- Emios\_Pwm\_Ip\_InitChannel() Initializes emios PWM and Trigger channels configuration
- Emios\_Icu\_Ip\_Init() Initializes eMios input capture configuration
- Bctu\_Ip\_Init() Initializes BCTU module configuration
- Emios\_Mcl\_Ip\_Init() Initializes eMios time-bases configuration

RTD documentation can be found in the folder created in the S32 Design Studio installation path:

 $"c:\NXP\S32DS\software\PlatformSDK\_S32K3\_2022\_03\SW32K3\_RTD\_4\_4\_2\_0\_0\_D2203"$ 

# 4.2.1. Port control and pin configuration

PMSM FOC sensorless motor control application requires following on chip pins assignment:

Module	Signal name	Pin name / Functionality	Description			
	PWMA_HS	PTD2 / LCU0_OUT1	PWM signal for phase A high-side driver (inverted)			
	PWMA_LS	PTD3 / LCU0_OUT0	PWM signal for phase A low-side driver			
	PWMB_HS	PTA2 / LCU0_OUT3	PWM signal for phase B high-side driver (inverted)			
LCOU	PWMB_LS	PTA3 / LCU0_OUT2	PWM signal for phase B low-side driver			
	PWMC_HS	PTA1 / LCU0_OUT5	PWM signal for phase C high-side driver (inverted)			
	PWMC_LS	PTA0 / LCU0_OUT4	PWM signal for phase C low-side driver			
	DCB_V	PTD0 / ADC0_P1	DC bus voltage measurement			
ADCU	PHB_I	PTA8 / ADC0_P2	Phase B stator current measurement			
ADC1	PHA_I	PTA13 / ADC1_P1	Phase A stator current measurement			
	GD3000_CLK	PTB14 / LPSPI1_SCK	SPI clock (1MHz)			
LPSPI1	GD3000_SIN	PTB15 / LPSPI1_SIN	SPI input data from GD3000			
	GD3000_SOUT	PTB16 / LPSPI1_SOUT	SPI output data for GD3000			
	FMSTR_TX	PTA16 / LPUART6_RX	UART transmit data (FreeMASTER)			
LFUARIO	FMSTR_RX	PTA15 / LPUART6_TX	UART receive data (FreeMASTER)			
	TST_TGMX_012_B21	PTB21 / TRGMUX_OUT12	Pin for debugging microcontroller internal signals			
TRGMUX	TST_TGMX_O9_B18	PTB18 / TRGMUX_OUT9	Pin for debugging microcontroller internal signals			
	ENC_PHA	PTA19 / TRGMUX_IN13	Phase A signal of the Encoder sensor			
	ENC_PHB	PTA20 / TRGMUX_IN14	Phase B signal of the Encoder sensor			
	GD3000_EN	PTB12 / GPIO	Enable signal for GD3000			
	GD3000_RST	PTB13 / GPIO	Reset signal for GD3000			
	GD3000_CS	PTB17 / GPIO	Chip select signal for GD3000			
	GD3000_INT	PTC7 / EIRQ7	Interrupt signal indicating GD3000 fault			
	TST_GPIO_C24	PTC24 / GPIO	GPIO toggling to measure execution time			
SIUL2	TST GPIO B20	PTB20 / GPIO	GPIO toggling to measure execution time			
	BTN INC SW5	PTB26 / GPIO	Application control via board button SW5			
	BTN DEC SW6	PTB19 / GPIO	Application control via board button SW6			
	LED RED	PTA29 / GPIO	RGB RED indicating fault state			
	LED GREEN	PTA30 / GPIO	RGB GREEN indicating ready/calib state			
	LED BLUE	PTA31 / GPIO	RGB BLUE indicating run state			
	-					

### Table 1. Pins assignment for S32K344 PMSM Sensorless FOC control

Pin tool and Peripherals tool simplify configuration and particular RTD drivers offers an API to control the ports during the runtime.

# 4.2.1.1.**SIUL2**

System Integration Unit Lite2 (SIUL2) is a peripheral which provides control over all electrical pin controls and ports. It enables selection of the functions and electrical characteristics that appear on external chip pins. The pins assignment can be carried out by means of Pins tool. The pin assignment of the example is shown in *Figure 15*. Electrical characteristics as well as functionality are set in "*Routing Details*" tab. Tool also offers visualization of the pinout placement in the selected package.

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022 NXP Semiconductors

😚 tem	p3 - MCSI	PTE1AK344_PMSM	I_FOC_2Sh_II/src/ma	ain.c - S32 Design S	tudio for S32 Plat	form												
File E	dit Sourc	e Refactor Nav	rigate Search Pro	ject ConfigTools	Pins Run Win	dow Help												
📑 🕶 (		MCSPTE1AK3	44_PMSM_FOC_2Sh	🗸 🖌 🖌 🔽 Up	odate Code 🔻 🛛	🗟 🔳 Functiona	Group BO	ARD_InitPins		v 🍺 📑 🤣	\$	84	• 😕 🔗	• 1 2 -	6 + t> <b>(-</b> +	-> -   🛃		
📰 Pins	🛿 🐼 Per	ipheral Signals 🕴	Power Groups					- 0	Package X								ତ୍ ତ୍ ୧ 🛱	=
88	0 W 1		② P type filter te	ext														^
Pin	Pin nam	e Label	Identifier	SIUL2	eMIOS	FlexIO	LPSPI	LPU/ ^				1,7034		60V7)				
<b>1</b> 37	PTA0	PWMC_L	S PWMC_LS	SIUL2,gpio,0[	eMIOS_0,ch	FLEXIO,flexio	LPSPI_4, Ipsp	oi LPU/				227 2775	8.777007070	Tole and the second				
135	PTA1	PWMC_H	S PWMC_HS	SIUL2,gpio,1[	eMIOS_0,ch	FLEXIO,flexio	LPSPI_4, Ipsp	oi LPU/			_	1223952462		1995556666666		_		
124	PTA2	PWMB_H	S PWMB_HS	SIUL2,gpio,2[	eMIOS_1,ch	FLEXIO,flexio	LPSPI_5,Ipsp	oi LPU/		,	PTAI8					PTB10		
123	PTA3	PWMB_L	S PWMB_LS	SIUL2,gpio,3[	eMIOS_1,ch	FLEXIO,flexio	LPSPI_1, Ipsp	oi LPU/			PTAIR PTARO PTEIR					V0D HV_A V35240 PT811	232	
172	PTA8	PHB_I	PHB_I	SIUL2,gpio,8[	eMIOS_1,ch	FLEXIO,flexio	LPSPI_2, Ipsp	oi LPU/		;		ADC_0	ADC_1	ADC_2	CMP_0	PTO24		
155	PTA13	PHA_I	PHA_I	SIUL2,gpio,1	eMIOS_0,ch	FLEXIO,flexio	LPSPI_1, Ipsp	oi LPU/		1	PTE11 PTE10	CMP_1	CMP_2 Em/CAN_0	EMAC EmcAN 1	FCCU FlorCAN 2	PTD2 PTD3		
✓ 145	PTA15	FMSTR_R	X FMSTR_RX	SIUL2,gpio,1	eMIOS_0,ch	FLEXIO,flexio	LPSPI_0,Ipsp	pi LPU/		,	PTES PTE4	FloxCAN_3	FiexCAN_4	FlexCAN_5	JTAOC	PTD22 PTB12		
✓ 143	PTA16	FMSTR_T	X FMSTR_TX	SIUL2,gpio,1	eMIOS_0,ch	FLEXIO,flexio	LPSPI_4, Ipsp	pi LPU/		4	REFH	LCU_0	LCU_1	LPI2C_0	LPI2C_1	ETB14		
2	PTA19	ENC_PHA	ENC_PHA	SIUL2,gpio,1	eMIOS_1,ch		LPSPI_1, Ipsp	oi LPU/		VDD_HV		LPSPL4	LPSPLS	LPUART_0	LPUART_1	PTBIO		
3	PTA20	ENC_PHB	ENC_PHB	SIUL2,gpio,2	eMIOS_1,ch		LPSPI_1, Ipsp	pi		Š,	11221	LPUART_10	LPUART_11	LPUART_12	LPUART_13	FTRIF - VDD_HV_A	231	
32	PTA29	LED_RED	led_red;LED	SIUL2,gpio,29	eMIOS_1,ch		LPSPI_1, Ipsp	oi LPU/		1	SS241- XTAL-	LPUART_14	LPUART_15	LPUART_2	LPUART_3 LPUART 7	V11223		
33	PTA30	LED_GRE	EN led_green;D	1 SIUL2,gpio,3	eMIOS_1,ch		LPSPI_1, Ipsp	oi LPU/			開	LPUART_8	LPUART_9	PG	PowerAndGr	FT A		
39	PTA31	LED_BLU	E led_blue;LEE	D SIUL2,gpio,31	eMIOS_1,ch	FLEXIO,flexio	LPSPI_0,Ipsp	oi		ê	PTA28 PTD17 PTA20	QuadSPI	SAL0	SAL1	SIUL2	PTG29		
✓ 117	PTB12	GD3000	EN GD_EN;GD3	0 SIUL2,gpio,4	eMIOS_0,ch	FLEXIO, flexio	LPSPI_3,Ipsp	oi LPU#			PTAN PTDIS	eMIOS_0	dMIOS_1	eMIOS_2		\$168 \$168		
116	PTB13	GD3000_	RST GD_RST;GD3	3 SIUL2,gpio,4	eMIOS_0,ch	FLEXIO,flexio	LPSPI_3, Ipsp	oi LPU#		VDD HV	PT69- 522-22-					PTE1 PTC27 PTC10		
✓114	PTB14	GD3000_	CLK CLK;GD3000	SIUL2,gpio,4	eMIOS_0,ch	FLEXIO,flexio	LPSPI_1,lpsp	oi LPU#		F	STRI1					PTC1		
	07046	<		CU U D 4	-14100 0.15	FILMIO BUILL	1000141	>		1	PTB18	S32K3	44_172MQF		2 package	PTC24		~
Rout	ing Detail	s																⊒ - □
Pins	Signals	₽ type filter text																
Routi	ng Details	for BOARD	29 0 0 0															
#	Peripher	al Signal	Arrow Routed pi	n/signal Label	Ide	ntifier	Direction	Output Buffe	er Enable Safe	Mode Control In	nput Buf	fer Enable	Pull Select	Pullup Enable	Output Inversi	ion Select	Pad keep enable	Initial ^
172	ADC_0	p_in, 2	<- [172] PTA8	B PHB_I	PHE	3_1	Input	Disabled	Disat	le D	Disabled		Pulldown	Disabled	Don't invert		Disabled	n/a
155	ADC_1	p_in, 1	<- [155] PTA1	I3 PHA_I	PHA	AU .	Input	Disabled	Disal	le D	isabled		Pulldown	Disabled	Don't invert		Disabled	n/a
4.45	LOUIADT	c 1	14 453 074	5 514CTD D			1	Distant	0.00	-			0.00	Distant	Den la la cast		Distant	

172	ADC_0	p_in, 2	<-	[172] PTA8	PHB_I	PHB_I	Input	Disabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
155	ADC_1	p_in, 1	<-	[155] PTA13	PHA_I	PHA_I	Input	Disabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
145	LPUART_6	lpuart_rx	<-	[145] PTA15	FMSTR_RX	FMSTR_RX	Input	Disabled	Disable	Enabled	Pulldown	Disabled	Don't invert	Disabled	n/a
143	LPUART_6	lpuart_tx	->	[143] PTA16	FMSTR_TX	FMSTR_TX	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
140	SIUL2	eirq, 7	<-	[140] PTC7	GD3000_INT	GD3000_INT	Input	Disabled	Disable	Enabled	Pulldown	Disabled	Don't invert	Disabled	n/a
137	LCU_0	out, 4	->	[137] PTA0	PWMC_LS	PWMC_LS	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
135	LCU_0	out, 5	->	[135] PTA1	PWMC_HS	PWMC_HS	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
124	LCU_0	out, 3	->	[124] PTA2	PWMB_HS	PWMB_HS	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
123	LCU_0	out, 2	->	[123] PTA3	PWMB_LS	PWMB_LS	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
121	LCU_0	out, 1	->	[121] PTD2	PWMA_HS	PWMA_HS	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
120	LCU_0	out, 0	->	[120] PTD3	PWMA_LS	PWMA_LS	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
117	SIUL2	gpio, 44	->	[117] PTB12	GD3000_EN	GD3000_EN	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	Low
116	SIUL2	gpio, 45	->	[116] PTB13	GD3000_RST	GD3000_RST	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	Low
114	LPSPI_1	lpspi_sck, sck	->	[114] PTB14	GD3000_CLK	GD3000_CLK	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
113	LPSPI_1	lpspi_sin	<-	[113] PTB15	GD3000_SIN	GD3000_SIN	Input	Disabled	Disable	Enabled	Pulldown	Disabled	Don't invert	Disabled	n/a
112	LPSPI_1	lpspi_sout	->	[112] PTB16	GD3000_SOUT	GD3000_SOUT	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
110	SIUL2	gpio, 49	->	[110] PTB17	GD3000_CS	GD3000_CS	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	Low
88	SIUL2	gpio, 88	->	[88] PTC24	TST_GPIO_C24	TST_GPIO_C24	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	Low
73	SIUL2	gpio, 58	<-	[73] PTB26	BTN_INC_SW5	BTN_INC_SW5	Input	Disabled	Disable	Enabled	Pulldown	Disabled	Don't invert	Disabled	n/a
45	TRGMUX	out, 12	->	[45] PTB21	TST_TGMX_012_B21	TST_TGMX_012_B21	Output	Enabled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	n/a
44	SILIL2	anio 52		[44] PTR20	TST GPIO R20	TST GPIO R20	Output	Fnahled	Disable	Disabled	Pulldown	Disabled	Don't invert	Disabled	Inw
<															>

### Figure 15. Pins

In order to control SIUL2, following drivers are used and configured using Peripherals tool.

Drivers						
Adc_Sar_Ip	Bctu_lp	Bctu_lp Emios_lcu		Emios_Mcl_Ip		
Emios_Pwm	IntCtrl	lp	Lcu_l	р	Lpspi	
Lpuart_Uart	osif_1	S	Siul2_Dio		Siul2_lcu	
Siu	12_Port			Trg	mux_lp	

### Figure 16. Pins SW drivers

Siul2\_Dio and Siul\_Port drivers uses configuration generated by Pins tool. Siul\_Port initializes all pins and Siul2\_Dio is used to control GPIO functionality as is shown in *Example 1*.

```
Example 1. Pin control API
void main (void)
{
...
Siul2_Port_Ip_Init(NUM_OF_CONFIGURED_PINS0, g_pin_mux_InitConfigArr0);
...
}
```

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

```
void BctuFifoNotif(void)
{
    cntrState.usrControl.btSpeedUp = Siul2_Dio_Ip_ReadPin(BTN_INC_SW5_PORT, BTN_INC_SW5_PIN);
    cntrState.usrControl.btSpeedDown = Siul2_Dio_Ip_ReadPin(BTN_DEC_SW6_PORT, BTN_DEC_SW6_PIN);
...
    Siul2_Dio_Ip_SetPins(TST_GPI0_C24_PORT, (1 << TST_GPI0_C24_PIN));
...
    Siul2_Dio_Ip_ClearPins(TST_GPI0_C24_PORT, (1 << TST_GPI0_C24_PIN));
...
}</pre>
```

Pin PTC7 is used for GD3000 fault state detection so it is configured to external IRQ functionality by Pins tool. Siul2\_Icu driver is responsible for configuration of an external pin input capture event. In *"IcuHwInterruptConfigList"* tab the driver is informed whether interrupt is going to be used for IRQ signal and proper interrupt handler is enabled and can be used in interrupt configuration as is described in *Interrupts*. In *"IcuSiul2"* tab a prescaler and an interrupt filter for specific EIRQ signal is set to eliminate interrupt on random glitches on the pin.

<ul> <li>SIL</li> </ul>	JL2_ICU					~	รเเ		J		
Name	e Config	TimeSupp	ort IcuConfigSet Icu	General		Na	ame	e Confi	gTimeSupport IcuConfigSet Icu	General	
Nar	ne IcuM	laxChannel	IcuChannels IcuSiul	2 IcuHwInterruptConfigList		_	Nar	ne Icul	MaxChannel IcuChannels IcuSiul	2 IcuHwInterruptConfigList	
	- ×	< >					-	+ ×			
lc	lcuSiul2_0							#	Name	ICU Peripheral ISR Name	IculsrEnable
1	Name IcuSiul2_0			lcuSiul2_0				0	IcuHwInterruptConfigList_0	SIUL2_0_IRQ_CH_7	
S	IUL2 inst	tance		0							
	CU Exter	nal Interru	pt Filter Clock Presca	ler 0							
P	CU Exter rescaler	nal Alterna	te Interrupt Filter Clo	0							
	✓ Inter	rrupt conf	ig array 🕂 🔿	1							
	#	Name	Hardware channel	ICU External Enable Interrupt Filter	ICU External Interrupt Filter setting						
	0	IcuSi	7		10						
						-					

Figure 17. SIUL EIRQ configuration

*"IcuChannels"* tab configures more general settings like mode, which edge of the signal should be detected and which notification function should be called on this event. Notification function is part of custom code. Previous settings are referenced through *"IcuChannelRef"* parameter. API functions must be called as is shown in the *Example 2* in order to apply config settings, to enable interrupt and to enable notification function at SIUL level.

V SIUL2_ICU							
Name ConfigTimeSu	pport IcuConfigSet IcuGener	al					
Name IcuMaxChan	nel IcuChannels IcuSiul2 Icul	HwInterruptConfigList					
+ × ^ ~							
GD3000_INT	Name	GD3000_INT					
	IcuChannelId	0					
	IcuChannelRef	/Siul2_lcu/Siul2_lcu/Siul2ConfigSet/lcuSiul2_0/lcuSiul2Channel_0					
	IcuDefaultStartEdge	ICU_RISING_EDGE					
	IcuMeasurementMode	ICU_MODE_SIGNAL_EDGE_DETECT					
	IcuOverflowNotification	NULL_PTR					
	<ul> <li>IcuSignalEdgeDetection</li> </ul>	1					
	<b>~</b> 0						
	Name IcuSignalEdg	geDetection					
	<ul> <li>IcuSignalNotification</li> </ul>	1					
	0 GD3000_INT_Ha	0 GD3000 INT Handler					
	+						

Figure 18. ICU channel configuration

#### Example 2. Pin input capture API

```
void main (void)
{
...
    /* Initialize ICU channel for GD3000 interrupt. */
    Siul2_Icu_Ip_Init(SIUL2_ICU_IP_INSTANCE, &Siul2_Icu_Ip_@_Config_PB_BOARD_InitPeripherals);
    /* Enable ICU edge detect for GD3000 interrupt. */
    Siul2_Icu_Ip_EnableInterrupt(SIUL2_ICU_IP_INSTANCE, 7U);
    Siul2_Icu_Ip_EnableNotification(SIUL2_ICU_IP_INSTANCE, 7U);
...
}
```

#### **Example 3. SIUL ICU notification function**

```
void GD3000_INT_Handler (void)
{
    /* Set GD3000 INT flag. */
    gd3000Status.B.gd3000IntFlag = true;
}
```

### 4.2.1.2. TRIGGER MUX

The TRGMUX peripheral provides an extremely flexible mechanism for interconnection of various trigger sources to multiple pins/peripherals. It is a very useful feature for debugging. This is configured using Trgmux\_Ip driver.

Drivers						
Adc_Sar_lp	Bctu_lp	Emio	s_lcu	En	Emios_Mcl_Ip	
Emios_Pwm	IntCtrl	lp	Lcu_lp		Lpspi	
Lpuart_Uart	osif_1	Si	Siul2_Dio		Siul2_lcu	
Siu	II2_Port			Trgm	ux_lp	

Figure 19. TRGMUX SW driver

TRGMUX implements configurable connection between peripherals, which offers flexible triggering scheme in S32K3 device. This device has 16 pads (SIUL2) mapped to TRGMUX inputs and TRGMUX outputs, so internal signals can be visualized to output pin. In the example pins PTB18 (TRGMUX out 9) and PTB21(TRGMUX out 12) are selected as pins for internal signal monitoring. Connection is created within TRGMUX hardware group. For example hardware group TRGMUX\_IP\_SIUL\_12\_15 gathers TRGMUX SIUL outputs 12-15. The connection is made by selecting specific hardware output and input. PTB18 visualizes output of eMIOS0 CH4 (which is a trigger signal for analogue capturing) and PTB21 visualizes eMIOS0 CH1 which is PWM signal for phase A. Other signals like reload can be visualized by changing the "*Hardware Input*" configuration. Setting is applied by calling Trgmux\_Ip\_Init function. Full list of all possible interconnections can be found in S32K3XX\_TRGMUX\_connectivity.xls attached to S32K3xx\_Reference Manual [7]

TRGMUX				Preset	Custom
ame ConfigTimeSu	pport General Specif	ic Configuration			
Name Trgmux Logi	c Group				
+ × 0 1 2 3 4 5	Name Hardware Group Hardware Lock ✓ Trgmux Logic	TST_TGMX_012_B21           TRGMUX_JP_SIUL2_12_15           Trigger			v
< >	# Name	Logic Trigger Name TRGMUX_LOGIC_GROUP_0_TRIGGER_0	Hardware Output TRGMUX_IP_OUTPUT_SIUL2_12_15_OUT12	Hardware Input TRGMUX_IP_INPUT_EMIOS0	LIPP_CH1
0 1 2 3	Name Hardware Group Hardware Lock	TST_TGMX_O9_B18 TRGMUX_IP_SIUL2_8_11			
4 5	Trgmux Logic     # Name	Trigger + ×	Hardware Output	Hardware Input	
	0 trg	TRGMUX_LOGIC_GROUP_1_TRIGGER_0	TRGMUX_IP_OUTPUT_SIUL2_8_11_OUT9	TRGMUX_IP_INPUT_EMIOSC	)_IPP_CH4

Figure 20. TRGMUX groups for debugging purposes

# 4.2.2. Clock and Interrupt configuration

In order to configure S32K3 clocks and interrupts RTD offers Clocks Configuration tool companioned by Clock\_Ip driver and Peripherals tool for OSIF and IntCrlt\_Ip driver configuration.

Drivers							
Adc_Sar_Ip	Bctu_lp	Emi	os_lcu	En	Emios_Mcl_Ip		
Emios_Pwm	IntCtrl	_lp	Lcu_lp		Lpspi		
Lpuart_Uart	Lpuart_Uart osif_1		siul2_Dio		Siul2_lcu		
Siu	12_Port			Trgn	nux_lp		

Figure 21. OS Interface and interrupts

# 4.2.2.1. Clocking

S32K344 features a complex clocking sourcing by Fast internal RC oscillator (FIRC), Slow internal RC oscillator (SIRC), Fast external crystal oscillator (FXOSC), Slow external crystal oscillator (SXOSC), Phase-locked loop (PLL), Clock Generation Module (MC\_CGM), Mode Entry module's (MC\_ME).

To run the core of the S32K344 at maximum frequency 160MHz, S32K344 is supplied externally by 16 MHz crystal. This clock source supplies Phase-lock-loop (PLL) and its output is adjusted to 160 MHz frequency. PLL output PHI0 is then used to supply the core CORE\_CLK. All real-time control peripherals are supplied by CORE\_CLK, what eliminates unwanted wait states on the bus when peripherals are controlled by core during runtime.

This clock configuration can be setup by S32 Clock Configuration tool which offers visual graphical user interface (GUI) to change the settings. Clock settings are applied by calling Clock\_Ip\_Init() function, where generated configuration by Clocks tool is an argument.



Figure 22. Clocks tool

Clock setting is summarized in the following table.

Table 2. S32K144 clock configuration

Clock	Frequency	Peripheral
CORE_CLK	160 MHz	ADC0-2,BCTU,LCU0-1,eMIOS0-2
AIPS_SLOW_CLK	40 MHz	LPSPI1, LPUART6,TRGMUX

Operating System Interface (OSIF) driver provides basic timing/OS services for drivers, allowing for OS independent implementations. This example is baremetal without operating system, but other drivers can use OSIF for timeouts detection. OSIF settings are applied by calling OsIf\_Init() function.

OSIF configuration [Drivers]							
Name	osif_1						
Mode	General Mode						
<ul> <li>OSI</li> </ul>	V OSIF configuration						
Multi	core Support						
User N	Mode Support						
Dev E	rror Detect						
Use S	ystem Timer	$\checkmark$					
Use C	ustom Timer						
Instan	ice ID	255					
Opera	ating System Type	Baremetal					
Core	frequency	16000000					

Figure 23. Clocks tool

### 4.2.2.2. Interrupts

IntCrtl\_Ip driver is responsible for an interrupt configuration on S32K3 platform. Settings impact Miscellaneous System Control Module (MSCM), Nested vectored interrupt controller (NVIC), and

IP configuration [Drivers]							IP configuration [Drivers]									
Nam	Name IntCtrl_lp						Name IntCtrl_lp									
Mod	Mode IP Mode						Mode IP Mode									
Nar Na	me Cont me [ Platfo	igTimeSu intRoute( <b>rmIsrCor</b>	pport General C Config 1 <b>fig</b>	onfiguration Interrup	t Controller Generic I	nterrupt Settings	Name +	e Conf	igTimeSu	oport Gen	eral Config	guration Interrupt	Controller Generic	Interrupt S	Settings	
IΓ	#	Name	Interrupt Name	Target Core - M7_0	Target Core - M7_1	Handler	0			Name IntCtrlConfig_0						
	47	Platf	PMC_IRQn		M	undefined_handler				<ul> <li>Platf</li> </ul>	ormlsrCo	nfig				
	48	Platf	SIUL_0_IRQn			SIUL2_EXT_IRQ_0_7_ISR				#	Name	Interrupt Name	Interrupt Enabled	Priority		
	49	Platf	SIUL_1_IRQn			undefined_handler				47	Platf	PMC IROn		0		
	50	Platf	SIUL_2_IRQn		$\checkmark$	undefined_handler				48	Platf	SIUL 0 IROn		0		
	73	Platf	CMU2_IRQn			undefined_handler				40	Platf	SILIL 1 IROn		0		
	74	Platf	BCTU_IRQn			Bctu_0_Isr				50	Diatf	SILL 2 IROn		0		
	75	Platf	LCU0_IRQn		$\checkmark$	undefined_handler				30	Pidti	SIUL_2_INQI		0		
									_	73	Platf	CMU2_IKQn		0		
									_	74	Platf	BCTU_IRQn		0		
										75	Platf	LCU0 IROn		0		

Figure 24. Interrupt controller

interrupt vector table. The example uses two interrupts: External IRQ from pin and Interrupt from BCTU. There are three options to set in "*Generic Interrupt settings*" column "*Handler*": undefined handler user can set also own custom handler (but this interrupt service routine must be defined in custom code) or interrupt service routine from RTD driver. Naming of RTD interrupt service routines can be found in integration manual of particular RTD driver. Bctu\_0\_Isr and

SIUL2\_EXT\_IRQ\_0\_7\_ISR handle their interrupt and call notification functions on specific event defined by Siul2\_Icu and Bctu\_Ip component settings in peripheral tool (GD3000\_INT\_Handler, BctuFifoNotif).

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

Interrupt setting and handlers installation to vector table are realized by calling IntCtrl\_Ip\_Init(), IntCtrl\_Ip\_ConfigIrqRouting().

# 4.2.3. Center-aligned PWM

Generation of the center aligned PWM functionality is realized by modules eMIOS, TRGMUX and LCU. In order to configure and control those peripherals following RTD drivers are used: Emios\_Mcl\_Ip to configure eMIOS timebase, Emios\_Pwm to configure and control eMIOS PWM channels, Lcu\_Ip to configure and control LCU and Trgmux\_Ip to interconnect eMIOS and LCU.



Figure 26. Drivers for PWM generation

# 4.2.3.1.eMIOS

eMIOS CH0 is configured as a time base for PWM signals. This channel can create local time base for CH 1-7. Chanel operates in a Modulus Counter Buffered (MCB) mode where there is just up counting. When the internal counter matches a value defined by field period (channel register A of the eMIOS channel) and a clock tick occurs, the internal counter is reset to 1 and reload is generated. Considering 160MHz and bus prescalers DIV\_1, the "*Default period*" 8000 ticks means 50µs/20 kHz. "*Offset at* 

*start*" gives the opportunity to initialize counter value before the counting is started what allows to configure delay between multiple synchronized time-bases.

EMI	OS [Drivers]							
Name	Emios_Mcl_Ip	cl_lp Custom name						
Mode	General Mode		~					
🗸 Emi	os McI	Preset Custom	~					
Name	ConfigTimeSupport McI General Configuration Emios	Common						
+	×							
0	Name E	miosCommon_0						
-	Emios Instance El	MIOS_0	~					
-	Enable EMIOS freez state							
	EmiosMclEnableGlobalTimeBase							
	Clock Divider Value							
	✓ Emios Master Buses + ×							
-	0 Name	EMIOS_0_PWM_TIME_BASE						
	1 Emios Channel	0	~					
	Master Bus Mode	e Type MCB_UP_COUNTER	~					
	Default period	8000						
-	Offset at start	0						
	Master Bus Presc	aler DIV_1	~					
	Master Bus Alter	nate Prescaler DIV_1	~					
	Allow Debug Mo	ode 🗸						
<	> PWM exclusive a	ccess 🗸						

Figure 27. PWM time base configuration

eMIOS CH 1-3 are configured to generate the PWM signal for motor phases PHA-C. Channels operates in Output PWM Buffered (OPWMB) mode. This is the most flexible eMIOS PWM mode, which offers independent setting of both PWM signal edges (by channels register A and B) and can form the most common types of PWM signal. Channels select local timebase BCDE as a counter bus and timebase settings are also referenced through "*PwmEmiosBusRef*" field. Channel is able to see timebase counter value through the BCDE bus and compare it with its registers A and B. "*Polarity*" defines output state on specific compare. Complete timing diagram can be found in *Figure 12*. Driver offers an abstraction where "*duty cycle*" is an active pulse (space between compare A and B) and "*Phase shift*" defines placement of this active pulse within the PWM period. Proper values for register A and B are calculated by driver. Init values of the "*Phase shift*" and "*duty cycle*" are set in Peripherals tool. Settings are applied by calling Emios\_Pwm\_Ip\_InitChannel() and Emios\_Mcl\_Ip\_Init() where after calling the Emios\_Mcl\_Ip\_Init() time base counting is started. PWM signal is modified during the runtime by disabling PWM update, updating the dutycycle and the phase shift and enabling the update. Registers A and B are double buffered in OPWMB mode so new values of registers A and B are propagated on nearest reload generated by time base.

Emios Pwm dri	iver [Drivers]		🗈 🕒 🥌
lame Emios_Pwm			Custom name
lode Emios Pwm Mo	de		~
PwmEmios 0			
Name	PwmEmios_0		
Hardware instance	Emios_0		~
<ul> <li>Emios Channel</li> </ul>	s + ×		
0	Name	EMIOS_PWMA	
1	Channel Id	CH_1	~
3	Mode select	EMIOS_PWM_IP_MODE_OPWMB	~
-	Flag Generation	Trailing_Edge	~
	Counter Bus	EMIOS_PWM_IP_BUS_BCDE	~
	<ul> <li>PwmEmiosBusRef</li> </ul>		
	0 /Emios_Mcl_lp/	EmiosMcI/EmiosCommon_0/EMIOS_0_PWM_TIME_BASE	<
	Polarity	EMIOS_PWM_IP_ACTIVE_HIGH	×
	Duty cycle [ticks]	4000	
	Period [ticks]	8000	
	Phase Shift [ticks]	2000	

#### Figure 28. PWM channel configuration

#### void main (void) { . . . /\*\*\*\*\*\* \* eMios Driver Emios\_Pwm\_Ip\_InitChannel(0U, &Emios\_Pwm\_Ip\_BOARD\_InitPeripherals\_I0\_Ch1); Emios\_Pwm\_Ip\_InitChannel(0U, &Emios\_Pwm\_Ip\_BOARD\_InitPeripherals\_I0\_Ch2); Emios\_Pwm\_Ip\_InitChannel(0U, &Emios\_Pwm\_Ip\_BOARD\_InitPeripherals\_I0\_Ch3); . . . /\*Enable eMIOS clock at last to ensure the correct trigger order\*/ Emios\_Mcl\_Ip\_Init(0U, &Emios\_Mcl\_Ip\_0\_Config\_BOARD\_INITPERIPHERALS); . . . } tBool ACTUATE\_SetDutycycle(SWLIBS\_3Syst\_FLT \*fltpwm) { . . . Emios\_Pwm\_Ip\_ComparatorTransferDisable(0U,(uint32\_t)0b1110U); . . . Emios\_Pwm\_Ip\_SetPhaseShift(0U, 1U, pwmShiftA); Emios\_Pwm\_Ip\_SetDutyCycle(0U, 1U, pwmDutyA); Emios\_Pwm\_Ip\_SetPhaseShift(0U, 2U, pwmShiftB); Emios\_Pwm\_Ip\_SetDutyCycle(0U, 2U, pwmDutyB); Emios\_Pwm\_Ip\_SetPhaseShift(0U, 3U, pwmShiftC); Emios\_Pwm\_Ip\_SetDutyCycle(0U, 3U, pwmDutyC); Emios\_Pwm\_Ip\_ComparatorTransferEnable(0U,(uint32\_t)0b1110U); }

#### Example 5. eMIOS API for PWM

# 4.2.3.2. **TRIGGER MUX**

TRGMUX ensures a connection between eMIOS and LCU. Settings within the "*Hardware group*" TRGMUX\_IP\_LCU0\_0 connects outputs of eMIOS0 channels 1-3 to LCU0 inputs 0-2. Setting is applied by calling Trgmux\_Ip\_Init() function.

Trig	ger MUX [	Driver	rs]							1		D
Name	Trgmux_lp									Custom	name	e 🗆
Mode	de General Mode							~				
V TRGMUX Preset Custom									~			
Name	ConfigTimeSu	pport	Genera	Specific	Configuration							
Nan	ne Trgmux Log	ic Gro	up									
E	×											
	0	Na	me		EMIOS_PWM_TO_LCU	J						
	1	Ha	rdware 0	Group	TRGMUX_IP_LCU0_0						~	
	3	Ha	rdware L	.ock								
	4	✓ Trgmux Logic Trigger + ×										
			#	Name	Logic Trigger Name	Hardware Output	Hardware	Input				
			0	trg	TRGMUX_LOGIC_G	TRGMUX_IP_OUTPUT_LCU0_0_INP_I0	TRGMUX_I	P_INPUT_EMIOS0_IPP_CH1				
			1	trg	TRGMUX_LOGIC_G	TRGMUX_IP_OUTPUT_LCU0_0_INP_I1	TRGMUX_	P_INPUT_EMIOS0_IPP_CH2			_	
			2	trg	TRGMUX_LOGIC_G	TRGMUX_IP_OUTPUT_LCU0_0_INP_I2	TRGMUX_I	P_INPUT_EMIOS0_IPP_CH3			_	
<	>											

Figure 29. TRGMUX settings for PWM signals

# 4.2.3.3.**LCU**

Logic control unit (LCU) is a peripheral for a real time control, which offers a programmable logic function to create output waveforms or to process digital signals. LCU contains three Logic cells (LC) embedded each with four inputs and outputs with configurable true table for each output and more other features like digital filters, force inputs, sync inputs, SW override logic. In order to generate the PWM complementary signal following functionality is needed: Input multiplexing, Look Up Table (LUT), Digital filters, output polarity settings as is shown in *Figure 30*. Full featured LCU diagram can be found in S32K3xx Reference Manual [7]. Lcu Ip driver is used to configure and to control LCU. In this example LCU0 instance is selected to generate PWM complementary pairs. LC0 generate signals for phases A and B and LC1 generates signals for Phase C. First configuration relates to inputs multiplexing. Configurations 0-2 in "Lcu Logic Input" tab create a connection between LCU instance inputs and LC inputs. Multiplexor inputs 0,1(eMIOS0 CH 1,2) are connected to LC0 input 0,1 and multiplexor input 2 (eMIOS0 Ch3) is connected to LC1 input 0. Output configuration for complementary pairs is in a tab "Lcu Logic Output" configurations 0-5. The first important thing to configure is an output polarity. High side inputs of GD3000 have inverted polarity so also related outputs have inverted polarity. It ensures that during the time when LCU outputs are disabled all MOSFETs are in an inactive state (also different strategies like for example all bottom MOSFETSs on can be used by changing the output polarity settings). Next setting is Look-up Table (LUT) for every output. LUT defines output state of the LUT Block for every combination of four inputs (combination 0000 is least significant bit of the LUT register). For example O0 mirrors I0 and O1 (as complementary channel) negates IO as is shown in *Table 3*. Last thing to configure is a dead time. It is generated using digital filters where rising edges of the LUT block output are delayed. Complete waveform composition

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

of complementary channels can be seen in the *Figure 30*. GD3000 is able to automatically turn off MOSFETs when fault occurs. In case of simpler drivers or external fault logic, LCU offers asynchronous Force logic which can automatically disable LCU outputs on external pin event. For more details about this feature see S32K3xx Reference Manual [7] . In order to configure and control LCU, a Lcu\_Ip RTD driver is used. Settings are applied by calling Lcu\_Ip\_Init() function and outputs can be enabled/disabled by calling Lcu\_Ip\_SetSyncOutputEnable().



Figure 30. Simplified LCU features block diagram for PWM

LC0_I3	LC0_I2	LC0_I1	LC0_I0		LC0_00	LC0_01	LC0_02	LC0_03
Х	Х	PWM_PHB	PWM_PHA		PWMA_LS	PWMA_HS	PWMB_LS	PWMB_HS
0	0	0	0		1	0	1	0
0	0	0	1		0	1	1	0
0	0	1	0		1	0	0	1
0	0	1	1		0	1	0	1
0	1	0	0		1	0	1	0
0	1	0	1		0	1	1	0
0	1	1	0		1	0	0	1
0	1	1	1		0	1	0	1
1	0	0	0		1	0	1	0
1	0	0	1		0	1	1	0
1	0	1	0		1	0	0	1
1	0	1	1		0	1	0	1
1	1	0	0		1	0	1	0
1	1	0	1		0	1	1	0
1	1	1	0		1	0	0	1
1	1	1	1		0	1	0	1
LUT					0x5555	0xAAAA	0x3333	0xCCCC

#### Table 3. LUT configurations for LCU0 LC0

LCU [Drivers]	n 🕒 🗲						
Name Lcu_lp	Custom name [						
Mode General Mode	~						
✓ LCU	Preset Custom 🗸						
Name ConfigTimeSupport General Logic Control Unit (LCU) Config	uration						
	Preset Custom 🗸						
Name Lcu Logic Instance Lcu Logic Input Lcu Logic Output							
+ × ~ •							
0	Preset Custom 🗸						
1 Name	PWM_GD3000_CONTROL						
Logic Instance Name	LCU_LOGIC_INSTANCE_0						
LCU Hardware Instance	LCU Hardware Instance LCU_IP_HW_INST_0						
Operation Mode	INTERRUPT 🗸						
Using Force Signal							
Using Sync Signal For Software Sync Mode							

### Figure 31. LCU instance configuration for PWM

Name Lcu Logic Instance Lcu Logic Input Lcu Logic Output					
+ × ^	~				
0	Name	LCU_INP_EMIOS_PWMA			
1	Logic Input Name	LCU_LOGIC_INPUT_0			
3	Hardware Instance	LCU_IP_HW_INST_0	~		
4	Hardware Logic Cell	LCU_IP_HW_LC_0	~		
5	Hardware Input	LCU_IP_HW_INPUT_0	~		
6	Mux Select	LCU_IP_MUX_SEL_LU_IN_0	~		
	Using Software Override feature				
	Software Override Mode	LCU_IP_SW_SYNC_IMMEDIATE	$\checkmark$		
<	> Software Override Value	LCU_IP_SW_OVERRIDE_LOGIC_LOW	$\sim$		

### Figure 32. LC inputs configuration for PWM

✓ LCU			~ LCU					
Name ConfigTime	Support General Logic Contr	ol Unit (LCU) Configuration	Name ConfigTimeSupport General Logic Control Unit (LCU) Configuration					
Name Lcu Logic I	Instance Lcu Logic Input Lcu	Logic Output	Name Lcu Logic	c Instance Lcu Logic Input Lcu	Logic Output			
0	Name	PWMA_LS	0	Name	PWMA_HS			
1	Logic Output Name	LCU_LOGIC_OUTPUT_0		Logic Output Name	LCU_LOGIC_OUTPUT_1			
3	Hardware Instance	LCU_IP_HW_INST_0	3	Hardware Instance	LCU_IP_HW_INST_0			
4	Hardware Logic Cell	LCU_IP_HW_LC_0	4	Hardware Logic Cell	LCU_IP_HW_LC_0			
5	Hardware Output	LCU_IP_HW_OUTPUT_0	5	Hardware Output	LCU_IP_HW_OUTPUT_1			
6	Output LUT Control	0x5555	6	Output LUT Control	0xAAAA			
8	LUT Rise Filter	96	8	LUT Rise Filter	96			
9	LUT Fall Filter	0	9	LUT Fall Filter	0			
	LCU Interrupt Callback	NULL_PTR	=	LCU Interrupt Callback	NULL_PTR			
	Enable Debug Mode		-	Enable Debug Mode				
	Invert Output			Invert Output				
	LUT DMA Enable			LUT DMA Enable				
	LUT Interrupt Enable			LUT Interrupt Enable				
	Using Force Signal			Using Force Signal				

Figure 33. LC outputs for PWM

# 4.2.4. Analogue data capturing

Motor control analogue feedback capturing is realized by ADC0, ADC1, BCTU and eMIOS peripherals. BCTU controls parallel conversion of ADC0 and ADC1. eMIOS defines the trigger point when the conversion should start. ADC2 was reserved for a MCU temperature measurement and is not controlled by BCTU in order to demonstrate a non-real time measurement in parallel to real time control. In order to configure and to control those peripherals, following RTD sw drivers are used: Adc\_Sar\_Ip, Bctu\_Ip, Emios\_Mcl\_Ip, Emios\_Pwm.



Figure 34. MC analog feedback capturing

		Dri	vers			0		
Adc_Sar_lp		Bctu_lp	Emi	os_lcu	E	Emios_Mcl_Ip		
Emios_Pwm		IntCtri	_lp	Lcu_	lp	p Lpspi		
Lpuart_Uart	osif_1	5	Siul2_Dio		Siul2_lcu			
Siu	Port			Trg	mux_lp			

Figure 35. Drivers for analogue feedback capturing

# 4.2.4.1.**ADC**

The S32K344 device has three Analog-to-Digital Converters (ADCs) with the SAR algorithm. The ADC channels are divided into three groups - Precision, Standard and External (each allows independent configuration settings and different accuracy/performance level). Each channel has selectable resolution (8-, 10-, 12-, 14-bit). Conversion can be started by Normal conversion trigger, Injected conversion trigger or BCTU conversion trigger. There is also special mode , BCTU control mode, where it is explicitly set that only the BCTU can start a conversion of ADC instance. All other trigger sources are ignored. This mode is used for MC measurement ADC0 and ADC1 whereas ADC2 executes normal conversion invoked by SW. The most important setting can be seen in the Peripherals tools settings. Settings are applied calling Adc\_Sar\_Ip\_Init() function and after the configuration ADCs are calibrated by Adc\_Sar\_Ip\_TempSenseGetTemp() function as a non-real time control background task.

✓ AdcHwUnit	+ ×		
AdcHwUnit_0	Name	AdcHwUnit_0	
AdcHwUnit_1 AdcHwUnit_2	Adc Hardware Unit	ADC0	~
	Adc Prescaler Value	1	
	Adc Calibration Prescale	1	
	Adc Presampling channel 0-31	VREFL	~
	Adc Presampling channel 32-63	VREFL	~
	Adc Presampling channel 64-95	VREFL	~
	Adc Ctu mode	Control Mode	~
	Conversion resolution	RESOLUTION_14	~
	Data alignment	Right aligned	~
	Adc Voltage Reference	0x50	
	Adc Unit Normal Sampling Duration 0	22	

### Figure 36. ADC configuration for MC measurements

AdcSar Enable Te	mpsense Api	~						
TempSense Volta	ge Supply	0x50						
✓ AdcHwUnit	+ ×							
AdcHwUnit_0	Name		AdcHwUnit_2					
AdcHwUnit_1	nit_1 Adc Hardware Unit			ADC2				
AdcHwUnit_2	AdcHwUnit_2 Adc Connversion Mode		One shot	Dne shot				
Adc Prescaler Value		ie	1	1				
	Adc Calibration Pr	rescale	1	1				
Adc Result Overwrite Enable		$\checkmark$	J					
	Adc Presampling channel 0-31		VREFL	VREFL				
	Adc Presampling	channel 32-63	VREFL VREFL Disabled					
	Adc Presampling	channel 64-95						
	Adc Ctu mode							
	Conversion resolut	tion	RESOLUTION_12					
	Adc Unit Normal S	Sampling Duration 1	100					
	V Channel cont	igurations array	+ ×					
TEMPSENSOR_O Name			AdcChannel_0					
		Adc Physical Char	nnel Name	TEMPSENSOR_OUTPUT_ChanNum49	~			
		Enable in Normal	Chain					
		Enable in Injected	i Chain					
		Adc Enable Presa	mpling					

### Figure 37. ADC configuration for temperature measurements

#### Example 6. ADC API

void	I main (void)
{	
•••	
	/**************************************
	* ADC Driver ************************************
	<pre>do {     status = (StatusType)Adc_Sar_Ip_Init(0U, &amp;AdcHwUnit_0_BOARD_INITPERIPHERALS); } while (status != E_OK);</pre>

### 3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

```
do {
        status = (StatusType)Adc_Sar_Ip_Init(1U, &AdcHwUnit_1_BOARD_INITPERIPHERALS);
   } while (status != E OK);
   do {
       status = (StatusType)Adc_Sar_Ip_Init(2U, &AdcHwUnit_2_BOARD_INITPERIPHERALS);
   } while (status != E_OK);
   do {
       status = (StatusType)Adc_Sar_Ip_DoCalibration(0U);
   } while (status != E_OK);
   do {
       status = (StatusType)Adc_Sar_Ip_DoCalibration(1U);
   } while (status != E_OK);
   do {
        status = (StatusType)Adc_Sar_Ip_DoCalibration(2U);
   } while (status != E_OK);
    /* TempSenseEnable */
   Adc_Sar_Ip_TempSenseEnable(0U);
. . .
    /* MCU chip temperature detection. */
   TemperatureGetStatus = Adc_Sar_Ip_TempSenseGetTemp(2U, 0U, &TemperatureRaw);
. . .
```

### 4.2.4.2.BCTU

}

S32K344 has single instance of a BCTU. The BCTU accepts ADC conversion-request trigger inputs and routes those requests to one or more ADCs. There are 72 trigger inputs. 69 inputs are coming from eMIOS channels (connection is realized through channels flag) and three from TRGMUX (TRGMUX output is routed to BCTU). All triggers can be also invoked by a software instead of the HW source. Every trigger can be configured to invoke single conversion or predefined list of conversions. Conversion result can be stored into BCTU data register (there is one register per ADC instance), one of the BCTU FIFOs or into a memory buffer by DMA transfer. Conversion results remain also in the result register of ADC channel.

In this example eMIOS0 CH4 is selected as a trigger for MC analogue quantities measurement. FIFO1 is selected for "Data Destination". The trigger is configured as a list of parallel conversions ADC0, ADC1 in "Adc Target Mask". List of ADC channels is defined in "BCTU List Items" while order is given by the "Adc Target Mask": BctuListItems 0 is ADC0, BctuListItems 1 is ADC1 etc. Watermark of the FIFO1 "Watermark Value" is set on 3 and "Interrupt Notification" is enabled. When the trigger comes, parallel conversion of the first two list items starts (phase currents) and once conversion has been completed, next channel couple takes a place (DC bus voltage and dummy measurement). Once all results has been stored into the FIFO, an interrupt is raised and handled by BCTU RTD interrupt handler and custom notification function Bctu\_FIFO1\_WatermarkNotification is called. Conversion result (Data and additional information about conversion like trigger number, ADC channel and ADC instance) are read from the FOFO using Bctu\_Ip\_GetFifoResult() function. Settings are applied by calling Bctu\_Ip\_Init() function. After enabling the notification function and BCTU global trigger, BCTU is active.

ADC target mask			Defines the BCTU ADC command list operating mode				
			LIST	SINGLE			
0	0	1	of single conversions ADC0	conversion ADC0			
0	1	0	of single conversions ADC1	conversion ADC1			
1	0	0	of single conversions ADC2	conversion ADC2			
0	1	1	of parallel conversions ADC0, ADC1	X			
1	1	0	of parallel conversions ADC1, ADC2	X			
1	0	1	of parallel conversions ADC0, ADC2	x			
1	1	1	of parallel conversions ADC0, ADC2, ADC3	X			

#### Table 4. Possible variations of ADC target mask

✓ BctuHwUnit	+ ×			
0	Name	BctuHwUnit_0		
	Low power mode enable			
	Global HW triggers enable	$\checkmark$		
	New Data DMA enable mask	0		
	Fifo Dma Raw Data			
	Trigger Notification	NULL_PTR		
	✓ Internal Triggers +	×		
	BctuTrigConfig_0 Name		BctuTrigConfig_0	
	Trigger	Source	BCTU_EMIOS_0_4	~
	Enable	rigger Loop		
	Data De	stination	BCTU_FIFO1	$\sim$
	Enable H	IW triggering		
	Defines	the BCTU ADC command list ig mode	LIST	~
	Adc Targ	get Mask	0b011	
	Adc Cha	nnel for Single Conversion	0	
	< > Convers	ion List Start Index	0	

### Figure 38. BCTU Trigger configuration

✓ Bctu L	Bctu LIST items + ×							
#	Name	ADC Channel ID	Next channel wait on trigger	Last channel				
0	BctuListItems_0	P2_ChanNum2						
1	BctuListItems_1	P1_ChanNum1						
2	BctuListItems_2	P1_ChanNum1						
3	BctuListItems_3	P3_ChanNum3		$\checkmark$				

### Figure 39. BCTU list configuration

### NOTE

BctuListItems\_3 (P3\_ChanNum3) is dummy measurement since the list is list of two parallel measurements and only 3 motor control quantities are measured (current phase A, current phase B, DC bus voltage)

✓ Result FIFOs	+ ×	
BctuResultFifos_C	Name	BctuResultFifos_0
	FIFO index	FIFO_1 v
	Watermark value	3
	Interrupt notifications enable	$\checkmark$
	Watermark notification	Bctu_FIFO1_WatermarkNotification
	Underrun notification	NULL_PTR
	Overrun notification	NULL_PTR
	Watermark DMA enable	
	DMA Fifo Buffer Pointer	BctuDmaFifo1
< >	Select Dma Channel for Fifo	/Dma_Ip_1/Dma/McIConfig/dmaLogicChannel_Type_0 v

Figure 40. BCTU FIFO configuration

### Example 7. BCTU API

### 4.2.4.3.eMIOS

eMios channel 4 is configured to generate the trigger for BCTU in precise moment. Same modes and drivers are used as in the use case of PWM generation in chapter *eMIOS*. Trigger channel uses a global time base A (CH 23). This trigger time base is synchronized with PWM time base with no delay. Considering 160 MHz, a period 16000 tick means 100  $\mu$ s so the sampling frequency of motor quantities is 10 kHz. An important setting for CH4 is *"Flag generation"*. Trialing\_Edge means generating flag(what is the event when BCTU is triggered) on compare with register B. With a used *"Polarity"* it is

in the falling edge of the CH4 output, which can be visualized on the pin using TRGMUX. Trigger is generated five cycles after reload (PWM time base reload and Trigger time base reload are overlapping since there is no delay). In this example the trigger moment is not changing during the runtime, but it possible to change trigger moment in same way like update of PWM channels. Settings are applied by calling Emios\_Pwm\_Ip\_InitChannel() and Emios\_Mcl\_Ip\_Init functions().

EMI	OS [Drivers]			Emi	os Pwm driv	ver <sub>[D</sub>	rivers]		
Name	Emios_Mcl_Ip			Name Emios_Pwm					
Mode	General Mode			Mode	Emios Pwm Mod	le			
🗸 Emi	ios Mcl			Pwm	Emios 0				
Name	ConfigTimeSupport Mcl General Configuration Em	iosCommon		Nan	ne	Pwm	Emios_0		
+	×			Har	dware instance	Emio	s_0		
0	Name	EmiosCommon_0		~	Emios Channels	Н	- ×		
	Emios Instance	EMIOS_0			0	Name		EMIOS_TRIGGER_BCTU_MC_MEAS	
	EmiosMclEnableGlobalTimeBase				Channel Id	CH_4			
	Clock Divider Value	1			3	Mode	select	EMIOS_PWM_IP_MODE_OPWMB	
						Flag G	eneration	Trailing_Edge	
	Emios Master Buses +	×				Count	er Bus	EMIOS_PWM_IP_BUS_A	
	0 Name		EMIOS_0_TRIGGER_TIME_BASE			✓ Pw	mEmiosBusRef		
	1 Emios Channe	el	23			0	/Emios_Mcl_Ip/Em	osMcl/EmiosCommon_0/EMIOS_0_TRIGGER_TIME_BASE	
	Master Bus M	ode Type	MCB_UP_COUNTER			Polari	ty	EMIOS_PWM_IP_ACTIVE_HIGH	
	Default period	d	16000			Flag E	vent response	EMIOS_PWM_IP_NOTIFICATION_DISABLED	
	Offset at start	I	0						
	Master Bus Pr	escaler	DIV_1			Duty	cycle [ticks]	5	
	Master Bus Al	ternate Prescaler	DIV_1			Period	d [ticks]	16000	
	Allow Debug	Mode				Phase	Shift [ticks]	0	
	< > PWM exclusiv	e access	$\checkmark$						

### Figure 41. eMIOS trigger configuration

### Example 8. eMIOS API for PWM

voic	d main (void)
	/*************************************
•••	<pre>Emios_Pwm_Ip_InitChannel(0U, &amp;Emios_Pwm_Ip_BOARD_InitPeripherals_I0_Ch4);</pre>
	<pre>/*Enable eMIOS clock at last to ensure the correct trigger order* Emios_Mcl_Ip_Init(0U, &amp;Emios_Mcl_Ip_0_Config_BOARD_INITPERIPHERALS);</pre>
•••	
}	

# 4.2.5. Quadrature decoder

Quadrature decoder feature is achieved by cooperation of eMIOS, TRGMUX and LCU modules. This feature is used to decode the quadrature signals generated by rotary sensors used in motor control domain. This mode is used to process encoder signals and determine rotor position and speed.

There are three output signals generated by incremental encoder as shown in *Figure 42*. Phase A and Phase B signals consist of a series of pulses which are phase-shifted by  $90^{\circ}$  (therefore the term

"quadrature" is used). The third signal (called "Index") provides the absolute position information. In the motion control, it is used to check the pulse-counting consistency. Index signal is not used in this example hence position offset is calibrated during the rotor alignment.

In order to get the rotor position encoder signals PHA and PHB are brought to the LCU. LCU preprocess them and generates pulses based on rotor speed direction. eMIOS acts as a counter to get the rotor absolute position. An angle tracking observer (ATO) is used to calculate the final rotor speed and position. Emios\_Icu, Lcu\_Ip and Trgmux\_Ip drivers are used to control and to configure peripherals for this use case.



Figure 42. Output signals of the 1024 pulses Encoder



Figure 43. Peripherals interconnection for quadrature encoder

Drivers									
Adc_Sar_Ip	Bctu_lp	Emi	nios_lcu		Emios_Mcl_Ip				
Emios_Pwm	IntCtri	IntCtrl_Ip		lp	Lpspi				
Lpuart_Uart	osif_1	S	Siul2_Dio		Siul2_lcu				
Siu	ul2_Port		Trgm	ux_lp					

Figure 44. Drivers for quadrature decoder feature

### NOTE

This routine is disabled by default, since PM motor of the S32K344 motor control kit is not equipped with encoder sensor. To enable encoder signal processing routine, set ENCODER macro to *true*.

# 4.2.5.1. TRIGGER MUX

TRGMUX ensures a connection between Input pins and LCU and between eMIOS and LCU. Settings within the *"Hardware Group"* ENCODER\_PINS\_TO\_LCU connects PTA19(TRGMUX\_IN13) and PTA20(TRGMUX\_IN14) to LCU1 inputs 0-1. Settings within the *"Hardware Group"* 

ENCODER\_LCU\_TO\_EMIOS connects LCU1 LC0 outputs 2-3 to eMIOS0 inputs of channels 5-6. The setting is applied by calling Trgmux\_Ip\_Init() function.

Trigger MUX [Drivers]	🗈 🚡 🗲
ame Trgmux_Jp	Custom name
lode General Mode	~
Preset Custon	n 🗸
Name ConfigTimeSupport General Specific Configuration	
Name Trgmux Logic Group	
+ ×	
0 Name ENCODER_LCU_TO_EMIOS	
1 Hardware Group TRGMUX_IP_EMIOS0_CH5_9	~
Hardware Lock	
4 V Trgmux Logic Trigger + X	
# Name Logic Trigger Name Hardware Output Hardware Input	
0 trg TRGMUX_LOGIC_G TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH5 TRGMUX_IP_INPUT_LCU1_LC0_OUT_I2	
1 trg TRGMUX_LOGIC_G TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH6 TRGMUX_IP_INPUT_LCU1_LC0_OUT_I3	
0 Name ENCODER_PINS_TO_LCU	
1 Hardware Group TRGMUX_IP_LCU1_0	~
Hardware Lock	
4 V Trgmux Logic Trigger + X	
# Name Logic Trigger Name Hardware Output Hardware Input	
0 trg TRGMUX_LOGIC_G TRGMUX_IP_OUTPUT_LCU1_0_INP_I0 TRGMUX_IP_INPUT_SIUL2_IN13	
1 trg TRGMUX_LOGIC_G TRGMUX_IP_OUTPUT_LCU1_0_INP_I1 TRGMUX_IP_INPUT_SIUL2_IN14	

Figure 45. TRGMUX settings for quadrature decoder

# 4.2.5.2.**LCU**

In this example LCU1 instance is selected for preprocessing encoder signals phase A and phase B. Same LCU features are used as in chapter *LCU* but, whole preprocessing is realized in LCO. Configurations 3-6 in "*Lcu Logic Input*" tab create a connection between LCU instance inputs and LC inputs. Multiplexor inputs 0,1(pins PTA19,PTA20) are connected to LCO input 0,1 and multiplexor feedback input 0,1 (LCO out 0,1) is connected to LCO input 2,3. Outputs configurations are in a tab "*Lcu Logic Output*" configurations 6-9. True tables of outputs 0,1 just mirror inputs 0,1 and rising and falling edge is delayed by digital filters. True tables of outputs 2,3 use information of all inputs. They detect edges of the encoder phases PHA and PHB using auxiliary signals PHA0 and PHB0 as is depicted in waveform *Figure 46*. Detected edge is represented by short pulse (in this example 5 ticks filters settings of outputs 0,1). Based on actual value of signals PHA and PHB, logic function in LUT distinguishes the direction of rotation and a detected edge is placed on proper output (cw or ccw). True tables of all outputs (given by LUT) can be found in *Table 5*. Filters of outputs 2 and 3 work as a glitch filters. If generated pulse is shorter than 4 ticks it will not appear on the output. It is protection against a noise on ENC\_PHA and ENC\_PHB pins. All settings are applied by calling Lcu\_Ip\_Init() function.



Figure 46. Simplified LCU features block diagram for quadrature decoder

V LCU	Preset Cus	tom	
Name ConfigTimeSupport General Logic Control Unit (LCU) Config	uration		
	Prese	Custom	~
Name Lcu Logic Instance Lcu Logic Input Lcu Logic Output			
0	Preset Custor	n	~
Name	ENCODER_SENSOR_PROCESSING		
Logic Instance Name	LCU_LOGIC_INSTANCE_1		
LCU Hardware Instance	LCU_IP_HW_INST_1		~
Operation Mode	INTERRUPT		~
Using Force Signal			
Using Sync Signal For Software Sync Mode			
✓ Logic Cell Configuration List			

Figure 47. LCU instance configuration for quadrature decoder

Table 5.LUT configurations for LCU1 LC0

_			======	 <u>ga: anono ioi</u>			
LC0_I3	LC0_I2	LC0_I1	LC0_I0	LC0_00	LC0_01	LC0_02	LC0_03
ENC_PHB0	ENC_PHA0	ENC_PHB	ENC_PHA	ENC_PHA0	ENC_PHB0	Pulses cw	Pulses ccw
0	0	0	0	0	0	0	0
0	0	0	1	1	0	1	0
0	0	1	0	0	1	0	1
0	0	1	1	1	1	0	0
0	1	0	0	0	0	0	1
0	1	0	1	1	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	1	1	1	0
1	0	0	0	0	0	1	0
1	0	0	1	1	0	0	0
1	0	1	0	0	1	0	0
1	0	1	1	1	1	0	1
1	1	0	0	0	0	0	0
1	1	0	1	1	0	0	1
1	1	1	0	0	1	1	0

.C0_I3	LC0_I2	LC0_I1	LC0_I0	LC	)_00	LC0_01	LC0_02	LC0_03
1	1	1	1		1	1	0	0
	L	UT		0x	AAAA	0xCCCC	0x4182	0x2814
ame ConfigTimeS	upport General Logic Co	ntrol Unit (LCU) Configur	ration				•	
Name Lcu Logic I	nstance Lcu Logic Input Lo	cu Logic Output		Name Lo	u Logic Instan	nce Lcu Logic Input Lcu Log	gic Output	
				+				
0	Name	ENCODE	R_PHA	0		Name	ENCODER_PH	IA_SHIFTED
1	Logic Input Name	LCU_LOG	GIC_INPUT_3	- 1		Logic Input Name	LCU_LOGIC_IN	IPUT_5
2	Hardware Instance	LCU_IP_H	W_INST_1	3		Hardware Instance	LCU_IP_HW_II	NST_1
4	Hardware Logic Cell	LCU_IP_H	IW_LC_0	4		Hardware Logic Cell	LCU_IP_HW_L	C_0
5	Hardware Input	LCU_IP_H	W_INPUT_0	5		Hardware Input	LCU_IP_HW_II	NPUT_2
6	Mux Select	LCU_IP_N	/UX_SEL_LU_IN_0	6		Mux Select	LCU_IP_MUX_	SEL_LU_OUT_0
	Using Software Overri	de feature				Using Software Override fe	ature	
	Software Override Mo	de LCU_IP_S	W_SYNC_IMMEDIATE			Software Override Mode	LCU_IP_SW_S	NC_IMMEDIATE



LCU			✓ LCU					
ame ConfigTi	meSupport General Logic Contro	ol Unit (LCU) Configuration	Name ConfigTin	neSupport General Logic Contr	ol Unit (LCU) Configuration			
Name Lcu Log	gic Instance Lcu Logic Input Lcu	Logic Output	Name Lcu Log	c Instance Lcu Logic Input Lcu	Logic Output			
+ × /	~ ~		+ × ^	-				
0	Name	ENCODER_PROCESSING_00	0	Name	ENCODER_PROCESSING_02			
1	Logic Output Name	LCU_LOGIC_OUTPUT_6	1	Logic Output Name	LCU_LOGIC_OUTPUT_8			
3	Hardware Instance	LCU_IP_HW_INST_1	2	Hardware Instance	LCU_IP_HW_INST_1			
4	Hardware Logic Cell	LCU_IP_HW_LC_0	4	Hardware Logic Cell	LCU_IP_HW_LC_0			
5	Hardware Output	LCU_IP_HW_OUTPUT_0	5	Hardware Output	LCU_IP_HW_OUTPUT_2			
6	Output LUT Control	0xAAAA	6	Output LUT Control	0x4182			
8	LUT Rise Filter	5	8	LUT Rise Filter	4			
9	LUT Fall Filter	5	9	LUT Fall Filter	4			
	LCU Interrupt Callback	NULL_PTR		LCU Interrupt Callback	NULL_PTR			
	Enable Debug Mode			Enable Debug Mode				
	Invert Output			Invert Output				
	LUT DMA Enable			LUT DMA Enable				
	LUT Interrupt Enable			LUT Interrupt Enable				
	Using Force Signal			Using Force Signal				

Figure 49. LCU outputs for quadrature decoder

### 4.2.5.3.eMIOS

eMIOS0 channels 5 and 6 are channels of type G so they contain their own counter and are able to count edges of the channel input signal. In the example, those channels operates in modulus counter buffered (MCB) mode and count rising edges of signals coming from LCU which represents detected edges of signals PHA and PHB of the encoder sensor. For more details about eMIOS channel types see S32K3xx Reference Manual [7] . All settings are applied by calling Emios\_Icu\_Ip\_Init() function and by enabling edge counting using Emios\_Icu\_Ip\_EnableEdgeCount() functions. Actual counter value is obtained by calling Icu\_GetEdgeNumbers() for particular channel.

EMI	OS Driver	Drivers]			<b>b</b>	
Name	Emios_lcu				Custom na	me [
Mode	EMIOS ICU Mo	de				~
<b>∽¹</b> EM	OS_ICU		1	reset	Custom	~
Name	ConfigTimeSup	port  IcuConfigSet IcuGener	ral			
Nam	e IcuMaxChann	el IcuChannels	uHwInterruptConfigList			
+	× ^ •					
EN	IIOS_ENCODEI	Name	EMIOS_ENCODER_CW_POSITION			
EN	IOS_ENCODEI	IcuChannelld	0			ΞI
		IcuChannelRef	/Emios_Icu/Emios_Icu/eMiosConfigSet/IcueMios_0/IcueMios_0_Channel_0		,	-
		IcuDefaultStartEdge	ICU_RISING_EDGE		,	-
		IcuMeasurementMode	ICU_MODE_EDGE_COUNTER		•	-
		IcuOverflowNotification	NULL_PTR			
		an Internet Colora Data ati an				

### Figure 50. General ICU configuration

EMIOS_ICU		
Name ConfigTimeSuppo	ort   IcuConfigSet IcuGeneral	
Name IcuMaxChannel	IcuChannels & IcueMios IcuHwInterru	ptConfigList
+ × < >		
IcueMios_0		
Name	IcueMios_0	
eMios Hardware Mo	dule 0	
✓ <sup>1</sup> IcueMiosChann	els + × ^ v	
IcueMios_0_Ch	Name	IcueMios_0_Channel_0
IcueMios_0_Ch	<sup>6</sup> eMios Channel	<sup>6</sup> 5
	Icu Emios Freeze	
	Icu Emios Prescaler	EMIOS_PRESCALER_DIVIDE_1
	IcuEmiosPrescaler_Alternate	EMIOS_PRESCALER_DIVIDE_1
	IcuEmiosDigitalFilter	EMIOS_DIGITAL_FILTER_BYPASSED
	IcuEmiosBusSelect	EMIOS_ICU_BUS_INTERNAL_COUNTER
	IcuEmiosBusRef	
	IcuSubModeforMeasurement	SAIC
< >	IcuSignalMeasureWithoutInterrupt	

Figure 51. eMIOS channels for input capture

### NOTE

Property IcuSubModeforMeasurement is not applicable for ICU\_MODE\_EDGE\_COUNTER. Channels are set into MCB mode by calling Emios\_Icu\_Ip\_EnableEdgeCount function.

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

```
Emios_Icu_Ip_Init(0U, &eMios_Icu_Ip_0_Config_PB_BOARD_INITPERIPHERALS);
Emios_Icu_Ip_EnableEdgeCount(0u, 5U);
Emios_Icu_Ip_EnableEdgeCount(0u, 6U);
...
}
tBool POSPE_GetPospeElEnc (encoderPospe_t *ptr)
{
...
counterCW = (uint16_t) ((Icu_GetEdgeNumbers(IcuChannel_1))- ptr->counterCwOffset); /* CW counter */
counterCCW = (uint16_t) ((Icu_GetEdgeNumbers(IcuChannel_2))- ptr->counterCwOffset); /* CCW counter */
...
}
```

### NOTE

Various input pins or TRGMUX output can be selected for eMIOS input. This selection is realized in SIUL2 IMCR register.

### 4.2.6. Communication

### 4.2.6.1.UART

LPUART6 is used as a communication interface between S32K344 MCU and FreeMASTER run-time debugging and visualization tool. Lpuart\_Uart RTD driver is used to configure LPUART. Configuration is applied by calling Lpuart\_Uart\_Ip\_Init(). LPUART must be configure before any API of FreeMASTER embedded driver is called (functions: FMSTR\_Init(), FMSTR\_Poll(), FMSTR\_Recorder()).

For more about FreeMASTER see [4] .

Lpuart Uart C	Configuration [Drivers]		
Name Lpuart_Uart			Custom name
Mode LPUART UART	Mode		~
			Preset Custom 🗸
Name ConfigTimeSu	upport GeneralConfiguration UartGlo	alConfig	
			Preset Custom 🗸
Name UartGlob	palConfig		
✓ UartChannel	+ × ^ ~		
Uart6	Name	art6	
	UartHwUsing	PUART_IP	~
	UartClockFunctionalGroupRef	OARD_BootClockRUN	~
	DetailModuleConfiguration		
	Name	DetailModuleConfiguration	
	Uart hardware channel	LPUART_6	~
	Desire Baudrate	LPUART_UART_BAUDRATE_115200	~
	Uart Asynchronous Method	LPUART_UART_IP_USING_INTERRUPTS	¥
	Uart Parity Type	LPUART_UART_IP_PARITY_DISABLED	✓
	Uart Stop Bit Number	LPUART_UART_IP_ONE_STOP_BIT	~
	Uart Word Length	LPUART_UART_IP_8_BITS_PER_CHAR	~
	Uart Internal Loopback Mode Ena		



3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

# 4.2.6.2. LPSPI

LPSPI1 is used as communication interface between S32K344 MCU and analog FET pre-driver GD3000. NXP's Three-Phase Brushless Motor Pre-Driver Software Driver (TPP) uses RTD LPSPI driver to establish a communication and to configure GD3000 properly. Included embedded driver provides access to all features of GD3000 FETs driver such as writing/reading status registers, dead time insertion and fault protection. SPI settings are applied by calling Lpspi\_Ip\_Init(). LPSPI must be initialize before the TPP driver is used (Functions: GD3000\_Init(), TPP\_GetStatusRegister(), TPP\_ClearInterrupts()).

Lpspi Configuration	1		Name ConfigTimeSu	pport SpiDriver SpiGeneral	
Name Lpspi	,		Name SpiDriver		
Mode Lpspi Mode			✓ SpiExternalDev	ice + ×	
Name ConfigTimeSupport SpiDriver	SpiGeneral		SpiExternalDevic	Name	SpiExternalDevice_0
Name	SpiGeneral			SpiCsIdentifier	PCS0
SpiEnableUserModeSupport SpiEnableDmaFastTransferSupport				SpiCsPolarity SpiDataShiftEdge	HIGH
SpiHalfDuplexModeSupport LpspilpDevErrorDetect				SpiHwUnit	CSIBO
SpiGlobalDmaEnable SpiTimeoutMethod	OSIF_COUNTER_DUMMY			SpiDataWidth	8
SpiTransmitTimeout	1			SpiDefaultData SpiTransferStart	0 MSB
✓ SpiPhyUnit + ×				SpiTimeClk2Cs	0.0000001
0 Name SpiPhyUnitMa	ping	SpiPhyUnit_0 LPSPI_1	-	SpiTimeCs2Cs	0.0000002
SpiPinConfigur	ation	0		SpiDeviceHalfDuplexSupport SpiTransferWidth	TRANSFER_1_BIT
SpiPhyUnitSele	t ctClockFunctionalGroup	BOARD_BootClockRUN	<pre></pre>	SpiHalfDuplexPinSelect SpiCsContinous	HALF_DUPLEX_SIN TRUE
SpiPhyUnitMoo	le	SPI_MASTER			

For more information about TPP driver see [11] .

Figure 53. SPI configuration

# 4.3. Software architecture

# 4.3.1. Introduction

This section describes the software design of the Sensorless PMSM Field Oriented Control framework application. The application overview and description of software implementation are provided. The aim of this chapter is to help in understanding of the designed software.

# 4.3.2. Application data flow overview

The application software is interrupt driven running in real time. There is one periodic interrupt service routine associated with the ADC conversion complete interrupt, executing all motor control tasks. This includes both fast current and slow speed loop control. All tasks are performed in an order described by

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

the application state machine shown in *Figure 56*, and application flowcharts shown in *Figure 54* and *Figure 55*.



Figure 54. Flow chart diagram of main function with background loop

To achieve precise and deterministic sampling of analog quantities and to execute all necessary motor control calculations, the state machine functions are called within a periodic notification function. Hence, in order to actually call state machine functions, the peripheral causing this periodic interrupt must be properly configured and the interrupt enabled. As described in section *S32K344 device initialization* all peripherals are initially configured and all interrupts are enabled after reset of the device. As soon as all S32K344 peripherals are correctly configured, the state machine functions are called from the BCTU notification function. The background loop handles non-critical timing tasks, such as the FreeMASTER communication polling, GD3000 status pooling and microcontroller temperature measurement.



Figure 55. Flow chart diagram of periodic interrupt notification function

### 4.3.3. State machine

The application state machine is implemented using a two-dimensional array of pointers to the functions using variable called *StateTable[][]*. The first parameter describes the current application event, and the second parameter describes the actual application state. These two parameters select a particular pointer to state machine function, which invokes a function call whenever *StateTable[][]*.



Figure 56. Application state machine

The application state machine consists of following six states, which are selected using variable state defined as:

### AppStates:

- INIT state = 0
- FAULT state = 1
- READY state = 2
- CALIB state = 3
- ALIGN state = 4
- RUN state = 5

To signalize/initiate a change of state, eleven events are defined, and are selected using variable event defined as:

AppEvents:

- $e_{fault} event = 0$
- e\_fault\_clear event = 1
- $e_{init} event = 2$
- e\_init\_done event = 3
- $e_ready event = 4$
- $e_{app}on event = 5$
- $e_{calib} event = 6$
- e\_calib\_done event = 7
- e\_align event = 8
- e\_align\_done event = 9
- $e_{run} event = 10$
- e\_app\_off event = 11

### 4.3.3.1. State - FAULT





The application goes immediately to this state when a fault is detected. The system allows all states to pass into the FAULT state by setting *cntrState.event* =  $e_fault$ . State FAULT is a state that transitions back to itself if the fault is still present in the system and the user does not request clearing of fault flags. There are two different variables to signal fault occurrence in the application. The warning register *tempFaults* represents the current state of the fault pin/variable to warn the user that the system is getting close to its critical operation. And the fault register *permFaults* represents a fault flag, which is set and put the application immediately to fault state. Even if fault source disappears, the fault remains set until manually cleared by the user. Such mechanisms allow for stopping the application and analyzing the cause of failure, even if the fault was caused by a short glitch on monitored pins/variables. State FAULT can only be left when application variable *switchFaultClear* is manually set to *true* (using FreeMASTER) or by simultaneously pressing the user buttons (SW5 and SW6) on the S32K344EVB evaluation board. That is, the user has acknowledged that the fault source has been removed and the application can be restarted. When the user sets *switchFaultClear* = *true*; the following sequence is automatically executed, see *Example 10*.

```
Example 10.
                                                        Fault clearing sequence
void StateFault(void)
{
   if (cntrState.usrControl.switchFaultClear)
   {
        // Clear permanent and temporary SW faults
        permFaults.mcu.R
                                        = 0;
                                                                 // Clear mcu faults
                                        = 0;
       permFaults.motor.R
                                                                 // Clear motor faults
        permFaults.stateMachine.R
                                        = 0;
                                                                 // Clear state machine faults
        gd3000Status.B.gd3000ClearErr = true;
                                                         // Clear GD3000 faults
        // When all Faults cleared prepare for transition to next state.
       cntrState.usrControl.readFault
                                                = true:
        cntrState.usrControl.switchFaultClear
                                                  = false:
                                                  = e_fault_clear;
       cntrState.event
   }
}
```

Setting event to *cntrState.event* =  $e_fault_clear$  while in FAULT state represents a new request to proceed to INIT state. This request is purely user action and does not depend on actual fault status. In other words, it is up to the user to decide when to set *switchFaultClear* true. However, according to the interrupt data flow diagram shown in *Figure 55*, function *faultDetection()* is called before state machine function *state\_table[event][state]()*. Therefore, all faults will be checked again and if there is any fault condition remaining in the system, the respective bits in *permFaults* and *tempFaults* variables will be set. As a consequence of *permFaults* not equal to zero, function *faultDetection()* will modify the application event from  $e_fault_clear$  back to  $e_fault$ , which means jump to fault state when state machine function *state\_table[event][state]()* is called. Hence, INIT state will not be entered even though the user tried to clear the fault flags using *switchFaultClear*. When the next state (INIT) is entered, all fault bits are cleared, which means no fault is detected (*permFaults* = 0x0) and application variable *switchFaultClear* is manually set to true.

The application is scanning for following system warnings and errors:

- DC bus over voltage
- DC bus under voltage
- DC bus over current
- Phase A and phase B over current

The thresholds for fault detection can be modified in INIT state. Please see [13] for further information on how to set these thresholds using the MCAT. In addition to previous thresholds, fault state is entered if following errors are detected:

- BCTU trigger faults
- GD3000 pre-driver errors (overtemperature, desaturation fault, low supply voltage, DC bus overcurrent, phase error, framing error, write error after block, existing reset). See [10]
- FOC Error (irrelevant event call in state machine or eBEMF observer failure)

### 4.3.3.2. State - INIT



Figure 58. INIT state with transitions

State INIT is "one pass" state/function, and can be entered from all states except for READY state, provided there are no faults detected. All application state variables are initialized in state INIT.



Figure 59. Flow chart of state INIT

After the execution of INIT state, the application event is automatically set to *cntrState.event=e\_init\_done*, and state READY is selected as the next state to enter.

### 4.3.3.3. State - READY



Figure 60. READY state with transitions

In READY state, application is waiting for user command to start the motor. The application is released from waiting mode by pressing the on board button SW5 or SW6 or by FreeMASTER interface setting the variable *switchAppOnOff* = *true* (see flow chart in *Figure 61*).



Figure 61. Flow chart of state READY

### 4.3.3.4. State – CALIB





In this state, ADC DC offset calibration is performed. Once the state machine enters CALIB state, all PWM output are enabled. Calibration of the DC offset is achieved by generating 50% duty-cycle on the PWM outputs, and taking several measurements of the ADC0 and ADC1 channels connected to the current sensors. These measurements are then averaged, and the average value for the channel is stored. This value will be subtracted from the measured value when in normal operation. This way the half range DC offset, caused by voltage shift of 2.5 V in conditional circuitry (see *Figure 5*), is removed in the measured phase. State CALIB is a state that allows transition back to itself, provided no faults are present, the user does not request stop of the application (by *switchAppOnOff=true*), and the calibration process has not finished. The number of samples for averaging is set by macro FILTER\_SAMPLE\_NO\_MEAS where actual number of samples is

 $2^{(FILTER_SAMPLE_NO_MEAS+4)}$ . After all samples have been taken and the averaged values successfully saved, the application event is automatically set to *cntrState.event=e\_calib\_done* and state machine can proceed to state ALIGN (see flow chart in *Figure 63*).



Figure 63. Flow chart of state CALIB

A transition to FAULT state is performed automatically when a fault occurs. A transition to INIT state is performed by setting the event to  $cntrState.event=e\_app\_off$ , which is done automatically on falling edge of switchAppOnOff=false using FreeMASTER.

### 4.3.3.5. State – ALIGN



Figure 64. ALIGN state with transitions

This state manages alignment of the rotor and stator flux vectors to mark zero position. When using a model based approach for position estimation, the zero position is not known. The zero position is obtained at ALIGN state, where two state alignment is used to avoid sticking at 180deg. A DC voltage is applied to q-axis voltage for a certain period and after that to d-axis voltage for the rest of the alignment time. Ratio between d and q axis alignment time is given by macro ALIGN\_D\_FACTOR. This causes the rotor to rotate to "align" position, where stator and rotor fluxes are aligned. The rotor position in which the rotor stabilizes after applying this DC voltage is set as zero position. To get rotor stabilized at aligned position, a certain time is selected for alignment process. This time and the amplitude of DC voltage used for alignment can be modified by MCAT tool. Timing is implemented using a software

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

counter that counts from a pre-defined value down to zero. During this time, the event remains set to  $cntrState.event=e\_align$ . When the counter reaches zero, the counter is reset back to the pre-defined value, and event is automatically set to  $cntrState.event=e\_align\_done$ . This enables a transition to RUN state see flow chart in *Figure 65*.





A transition to FAULT state is performed automatically when a fault occurs. Transition to INIT state is performed by setting the event to  $cntrState.event=e_app_off$ , which is done automatically on falling edge of switchAppOnOff=false using FreeMASTER or simultaneously pressing SW5 and SW6.

# 4.3.3.6. State – RUN



Figure 66. RUN state with transitions

In this state, the FOC algorithm is calculated, as described in section *PMSM field oriented control*.

The control is designed such that the drive might be operated in four position modes depending on the source of the position information:

- 1. **Force mode**: The FOC control is based on the generated position (so called open loop position), also this position is supplied to eBEMF observer in order to initialize its state.
- 2. **Tracking mode:** The FOC control is still using the open loop position, however, the eBEMF observer is left on its own, meaning that the observer is using its own estimated position and speed one calculation step delayed.
- 3. Sensorless mode: FOC control use estimated position and speed from eBEMF observer.
- 4. **Encoder mode:** FOC control uses position and speed obtained from Encoder sensor. This mode is available only if ENCODER macro is set to *true*.

Position mode can be controlled by *pos\_mode* variable in FreeMASTER interface. It might be modified manually or automatically depending on the state of the variable *cntrState.usrControl.controlMode*. If *cntrState.usrControl.controlMode* = *automatic* and *switchSensor* = *Sensorless*, application automatically transits from Force mode (open loop mode) to Sensorless mode (closed loop mode) through Tracking mode based on the actual rotor speed and speed limits defined for each position mode (see section *Rotor position/speed estimation*). Variable *switchSensor* = *Encoder*, the application uses Encoder mode only. The *switchSensor* is automatically set to *Sensorless*, if Encoder sensor is not present (ENCODER=*false*).



Figure 67. Flow chart of state RUN

Calculation of fast current loop is executed every BCTU interrupt, while calculation of slow speed loop is executed every Nth BCTU interrupt. Arbitration is done using a counter that counts from value N down to zero. When zero is reached, the counter is reset back to N and slow speed loop calculation is performed. N value (macro SPEED\_LOOP\_CNTR) is automatically calculated by MCAT form current loop sample time and speed loop sample time parameters. This way, only one interrupt is needed for both loops and timing of both loops is synchronized. Slow loop calculations are finished before entering fast loop calculations (see flow chart in *Figure 67*).

*Figure 68* shows implementation of FOC algorithm, used functions and variables. As can be seen from the diagram, rotor position and speed are estimated by eBEMF observer. This is a default rotor position and speed feedback for FOC. To run Encoder based FOC, ENCODER macro must be set to *true* and PM motor provided with this motor control kit replaced by PM motor of the comparable power and equipped with Encoder sensor. As mentioned previously, Encoder based FOC can be activated/deactivated by setting *switchSensor* variable to *encoder/sensorless*.

A transition from RUN state to FAULT state is performed automatically when a fault occurs. A transition to INIT state is performed by setting the event to  $cntrState.event=e_app_off$ , which is done automatically on falling edge of *switchAppOnOff=false* using FreeMASTER or keeping user buttons SW5 and SW6 pressed.



Figure 68. Sensorless and Sensorbased FOC with FW implementation on S32K344

# 4.3.4. AMMCLib Integration

Application software of the FOC Sensorless control with field weakening is built using NXP's Automotive Math and Motor Control Library set (AMMCLib), a precompiled, highly speed-optimized off-the-shelf software library designed for motor control applications. The most essential blocks of the FOC structure are presented in *Figure 68*. AMMCLib supports all available data type implementations: 32-bit fixed-point, 16-bit fixed-point and single precision floating-point. In order to achieve high performance of the S32K344 core, floating point arithmetic is used as a reference for this motor control application.

Current Loop function AMCLIB\_CurrentLoop unites and optimizes most inner loop of the FOC cascade structure *Figure 68*. It consists of two PI controllers and basic mathematical operations which calculate errors between required and feedback currents and limits for PI controllers based on the actual value of the DC bus voltage. All functions and data structures are presented in *Figure 69*.



Figure 69. Functions and data structures in AMCLIB\_CurrentLoop

Required d- and q-axis stator currents can be either manually modified or generated by outer loop of the cascade structure consisting of: Speed Loop and Field Weakening (FW) as shown in *Figure 68*. To achieve highly optimized level, AMCLIB\_FWSpeedLoop merges two functions of the AMMCLIB, namely speed control loop AMCLIB\_SpeedLoop and field weakening control AMCLIB\_FW, *Figure 70*. AMCLIB\_SpeedLoop consists of speed PI controller GFLIB\_ControllerPIpAW, speed ramp GFLIB\_Ramp placed in feedforward path and exponential moving average filter GFLIB\_FilterMA placed in the speed feedback. AMCLIB\_FW function is NXP's patented algorithm (US Patent No. US 2011/0050152 A1) that extends the speed range of PMSM beyond the base speed by reducing the stator magnetic flux linkage as discussed in section *Field weakening*. All functions and data structures used in AMCLIB\_FW function are shown in *Figure 70*.



Figure 70. Functions and data structures in AMCLIB\_FWSpeedLoop

AMCLIB\_FW key advantages:

- Fully utilize the drive capabilities (speed range, load torque)
- Reduces stator linkage flux only when necessary
- Supports four quadrant operations
- The algorithm is very robust as a result, the PMSM behaves as a separately excited wound field synchronous motor drive
- Allows maximum torque optimal control

### 3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

eBEMF observer AMCLIB\_BemfObsrv and Angle tracking observer AMCLIB\_TrackObsrv constitute important blocks in this application, *Figure 68*. They estimate rotor position and speed based on the inputs, namely stator voltages  $u_{\alpha\beta}$  and currents  $i_{\alpha\beta}$ , *Figure 71*. AMCLIB\_BemfObsrv transforms inputs quantities from stationary reference frame  $\alpha/\beta$  to quasi-synchronous reference frame  $\gamma/\delta$  that follows the real synchronous rotor flux frame d/q with an error  $\theta_{err}$ . AMCLIB\_BemfObsrv algorithm is based on the mathematical model of the PMSM motor with excluded BEMF terms  $e_{\gamma\delta}$ . BEMF terms are estimated as disturbances in this model, generated by PI controllers. The estimated BEMF values are used for calculating the phase error  $\theta_{err}$ , which is provided as an output of the BEMF observer.

To align both frames and provide accurate estimates, this phase error  $\theta_{err}$  must be driven to zero. This is a main role of the Angle tracking observer AMCLIB\_TrackObsrv which is attached to function of the eBEMF observer AMCLIB\_BemfObsrv, *Figure 71*. AMCLIB\_TrackObsrv is an adopted phase-lockedloop algorithm that estimates rotor speed and position keeping  $\theta_{err} = 0$ . This is ensured by a loop compensator that is PI controller. While PI controller generates estimated rotor speed, integrator used in this phase-locked-loop algorithm serves estimated rotor position.



Figure 71. Structure of the AMCLIB\_BemfObsrv and AMCLIB\_TrackObsrv

More details related to AMMCLib FOC functions can be found in S32K34x AMMCLib User's Guide on standard installation path

C:\NXP\AMMCLIB\S32K3xx\_AMMCLIB\_vX.Y.Z\doc\S32K3XXMCLUG.pdf. Parameters of the PI controllers placed in the speed control loop, current control loop, eBEMF and Angle tracking observer can be tuned by using NXP's Motor Control Application Tuning tool (MCAT). Detailed instructions on how to tune parameters of the FOC structure by MCAT are presented in [14], [15].

# 4.3.5. MCAT Integration

MCAT (Motor Control Application Tuning) is a graphical tool dedicated to motor control developers and the operators of modern electrical drives. The main feature of proposed approach is automatic calculation and real-time tuning of selected control structure parameters. Connecting and tuning new electric drive setup becomes easier because the MCAT tool offers a possibility to split the control structure and consequently to control the motor at various levels of cascade control structure.

The MCAT tool runs under FreeMASTER online monitor, which allows the real-time tuning of the motor control application. Respecting the parameters of the controlled drive, the correct values of control structure parameters are calculated, which can be directly updated to the application or stored in

#### FreeMASTER and MCAT user interface

an application static configuration file. The electrical subsystems are modeled using physical laws and parameters of the PI controllers are determined using Pole-placement method. FreeMASTER MCAT control and tuning is described in the section *FreeMASTER and MCAT user interface*.

The MCAT tool generates a set of constants to the dedicated header file (for example "{Project Location}\src\config\PMSM\_appconfig.h"). The names of the constants can be redefined within the MCAT configuration file "Header\_file\_constant\_list.xml" ("{Project Location}\FreeMASTER\_control\MCAT\src\xml\_files\"). The PMSM\_appconfig.h contains application scales, fault triggers, control loops parameters, speed sensor and/or observer settings and FreeMASTER scales. The PMSM\_appconfig.h should be linked to the project and the constants should be used for the variables initialization.

The FreeMASTER enables an online tuning of the control variables using MCAT control and tuning view. However, the FreeMASTER must be aware of the used control-loop variables. A set of the names is stored in "FM\_params\_list.xml" ("{Project Location}\FreeMASTER\_control\MCAT\src\xml\_files\").

# 5. FreeMASTER and MCAT user interface

The FreeMASTER debugging tool is used to control the application and monitor variables during run time. Communication with the host PC passes via USB. However, because FreeMASTER supports serial port communication, there must be a driver for the physical USB interface, OpenSDA, installed on the host PC that creates a virtual COM port from the USB. The driver shall be installed automatically plugging S32K344EVB to USB port. The application configures the LPUART module of the S32K344 for a communication speed of 115200bps. Therefore, the FreeMASTER user interface also needs to be configured respectively.

#### FreeMASTER and MCAT user interface



Figure 72. FreeMASTER and Motor Control Application Tunning Tool

# 5.1. MCAT Settings and Tuning

# 5.1.1. Application configuration and tuning

FreeMASTER and MCAT interface (*Figure 72*) enables online application tuning and control. The MCAT tuning shall be used before the very first run of the drive to generate the configuration header file (PMSM\_appconfig.h). Most of the variables are accessible via MCAT online tuning (thus can be updated anytime). They are highlighted when mouse pointer is over the button "Update Target" (see *Figure 73*). Some parameters (especially the fault limit thresholds) must be set using the configuration header file generation, which can be done on the "Output File" panel by clicking the "Generate Configuration File" (see *Figure 74*).

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022

Motor 1: PMSN	1 0						Tuning Mode:	Expert
roduction Para	meters	Current Loop	Speed Loop	Sensors	Sensorless	Control Struc	Output File	App Cont
			Spee	d Control	Loop			
- Loop Paramete	rs —	170-11-		Speed	Parallel PI Con	troller Constant	18	
Sample Time		0.001	[sec]	PropG	ain	•	0.01420732	
FO		1	[Hz]	IntegG	ain	T	.00002232	
ξ		1	[-]			The second s		
Sneed Ramp				E	dit PI Controller	Constants Man	ually	
Dame He		2000	Imm (accil	Speed	Ramp Constan	ts		
Ramp Down		3000	3000 [rpm/sec]		Ramp Up [el rad/sec]		0.62832000	
		5000	[ibunced]	Ramp	Down [el radís	ec <mark>i (</mark>	0.62832000	
- Actual Speed F	ilter 🔫							
MA Filter (lamb	da)	0.8	[-]					
Speed PI Contr	oller Lin	nits ┥		_				
Upper limit		6	[A]					
Lower limit		-6	[A]		Parar	neters for	and the second second	
					onlin	e tunning		
						Ū	Bernan - P	
Undat	e Tarne	-					ore Data	

Figure 73. Parameters for online tunning

NP	Motor Co	ntrol Application	Tuning Tool
Motor 1: PMSM	•		Tuning Mode: Expert 💌
Introduction Parameter	rs Current Loop Speed Loop	Sensors Sensorless C	ontrol Struc Output File App Control
	Generate	Configuration File	<u>`</u>
File Name:	PMSM_ap	pconfig , h	Generate Configuration File button
Config File Path: Date: Description:	{FM_project_loc}//src/ August 10, 2022, 14:19: Automatically generated	config/ <b>PMSM_appconfig.h</b> 58 file for static configuration of th	ne PMSM FOC application
// Motor Parameters			
// Stator resistance // Pole-pair numbers		= 0.192 [Ohm = 2 [-]	5]
// Direct axis inductan // Quadrature axis ind	ice luctance	= 0.000096 [H = 0.000107 [H	] ]
// Drive Inertia // Nominal current // Nominal speed		= 0.003872 [V = 0.12e-4 [kg, = 6 [A] = 4000 (mm]	m2]
idefine MOTOR_PP		(2.0F)	~
MCAT 1.1.0		NXP :	Semiconductors, Motor Control Solution

Figure 74. Output File panel and "Generate Configuration File" button

Parameters runtime update is done using the "Update Target" button (see *Figure 75*). Changes can be also saved using "Store Data" button, or reloaded to previously saved configuration using "Reload Data" button. Only stored configuration can be generated to PMSM\_appconfig.h header file. File holding the configuration is "{Project Location}\FreeMASTER\_control\ MCAT\param\_files\M1\_params.txt". Settings for various motors, scenarios can be backed up and selected setting can be loaded by replacing the content of M1\_params.txt.

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Rev. 0, 11/2022 NXP Semiconductors

#### FreeMASTER and MCAT user interface

Any change of parameters highlights the cells that have not been saved using "Store data". Changes can be reverted using "Reload Data" to previously saved configuration. This button is disabled if no change has been made.

### NOTE

MCAT tool can be configured using hidden mouse-over "Settings" button (see *Figure 72*), where a set of advanced settings, for example PI controller types, speed sensors and other blocks of the control structure can be changed. However, it is not recommended to change these settings since it will force the MCAT to look for a different variables names and to generate different set of constants than the application is designed for. See MCAT tool documentation available at nxp.com.

The application tuning is provided by a set of MCAT pages dedicated to every part of the control structure. An example of the Application Parameters Tuning page is in *Figure 75*. Following list of settings pages is based on the PMSM sensorless application.

- Parameters
  - o Motor Parameters
  - Hardware Scales
  - SW Fault Triggers
  - Application Scales
  - o Alignment
- Current Loop
  - Loop Parameters
  - o D axis PI Controller
  - o Q axis PI Controller
  - Current PI Controller Limits
  - DC-bus voltage IIR filter settings

- Speed Loop
  - o Loop Parameters
  - Speed PI Controller Constants
  - Speed Ramp
  - Speed Ramp Constants
  - Actual Speed Filter
  - Speed PI Controller Limits
- Sensorless
  - BEMF Observer Parameters
  - BEMF DQ Observer Coefficients
  - o Tracking Observer PI Constants
  - Tracking Observer Integrator
  - Open Loop Start-up Parameters
  - BEMF DQ Observer PI Controller Constants

Changes can be tested using MCAT "Control Struc" page (*Figure 76*), where the following control structures can be enabled:

- Scalar Control
- Voltage FOC (Position and Speed Feedback is enabled automatically)
- Current FOC (Position and Speed Feedback is enabled automatically)
- Speed FOC (Position and Speed Feedback is enabled automatically)

#### FreeMASTER and MCAT user interface

Motor 1: PMSM O						Tuning	Mode:	Expert
oduction Parameters C	urrent Loop	Speed Loop	Sensors	Sensorless	Control Struc	Output	File	App Cont
		Input App	lication P	arameters				
Motor Parameters			sw	Fault Triggers				
pp	2	[-]	UC	CB trip		17	[V]	
Rs	0.192	[Ω]	UC	CB under		8	[V]	
Ld	0.000096	[H]	UC	CB over		18	[V]	
Lq	0.000107	[H]	1p1	over		7	[A]	
ke	0.005872	[V.sec/rad]	Ter	np over		110	[°C]	
J 0.12e-4		[kg.m2]						
lph nom 6		[A]	Application Scales					
Uph nom 7		[V]	kt	kt		0.010614	[Nm/A	le.
N nom 4000		[rpm]	N max		1	5500 (rpm)		
Hardware Scales			Alig	nment				
I max.	31.20	[A]	Ali	gn voltage		0.5	[V]	
U DCB max	45	[V]	Align duration			1	[sec]	
Temp max	645.2	["C]						
	_							

Figure 75. MCAT input application parameters page

oduction	Parameters	Current Loop	Speed Loop	Sensorless	Control Struc	Output File	App Control	
			Applicatio	n Contro	I Structure			
State Co	ntrol		— Cascade Co	ntrol Structur	e Composition			1
	ON		Saalar Cant	ral		V/rpm_fac	tor 118 ↑↓	[%]
			Scalar Cont		DISABLED	Uq_req	0	[V]
0		view			Speed_red	1 0	[rpm	
		Voltage FC	oc 👔		Ud_req	0	[V]	
	OFF		view		DIGNOCED J	Uq_req	0	[1]
Application State	ato	Current FC	oc 👔		ld_req	0	[A]	
	prication of		view		J.	lq_req	0	[A]
	RUN		Speed FO	c 💡		Council and		
			view		ENABLED	Speed_red	1   1900	(rpm
			Position & S Feedback	peed		Position & Speed	sensorless	•

Figure 76. MCAT application control structure page

3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Application Notes, Rev. 0, 11/2022

# 5.2. MCAT application Control

All application state machine variables can be seen on the FreeMASTER MCAT App control page as shown in *Figure* 77. Warnings and faults are signaled by a highlighted red color bar with name of the fault source. The warnings are signaled by a round LED-like indicator, which is placed next to the bar with the name of the fault source. The status of any fault is signaled by highlighting respective indicators. In *Figure* 77, for example, there is pending fault flag and one warning indicated ("Udcb LO" - DC bus voltage is close to its under voltage conditions). That means that the measured voltage on the DC bus exceeds the limit set in the MCAT Init function. The warning indicator is still on if the voltage is higher than the warning limit set in INIT state. In this case, the application state FAULT is selected, which is shown by a frame indicator hovering above FAULT state. After all actual fault sources have been removed, no warning indicators are highlighted, but the fault indicators will remain highlighted. The pending faults can now be cleared by pressing the "FAULT" button. This will clear all pending faults and will enable transition of the state machine into INIT and then READY state. After the application faults have been cleared and the application is in READY state, all variables should be set to their default values. The application can be started by application On/Off switch. Successful selection is indicated by highlighting the On/Off button in green. Required speed can be set by clicking on speed gauge or by modifying FreeMASTER variable "Speed Required".



Figure 77. FreeMASTER MCAT Control Page for controlling the application

# 3-phase Sensorless PMSM Motor Control Kit with S32K344 using RTD Low Level API, Application Notes, Rev. 0, 11/2022

# 6. Conclusion

Design, described in this application note shows the simplicity and efficiency in using the S32K344 microcontroller for Sensorless PMSM motor control and introduces it as an appropriate candidate for various applications in the automotive area. MCAT tool provides interactive online tool which makes the PMSM drive application tuning friendly and intuitive.

# 7. References

- [1] MCSPTE1AK344: S32K344 Development Kit for BLDC and PMSM motor control
- [2] <u>S32 Design Studio IDE for S32 Platform</u>
- [3] <u>Real-Time Drivers (RTD)</u>
- [4] <u>FreeMASTER Run-Time Debugging Tool</u>
- [5] <u>Automotive Math and Motor Control Library Set</u>
- [6] <u>S32K3xx MCU Family</u>
- [7] <u>S32K3xx MCU Family Reference Manual</u>
- [8] <u>S32K3x4-Q172 General Purpose Development Board</u>
- [9] <u>DEVKIT-MOTORGD: Low-Cost Motor Control Solution for DEVKIT Platform</u>
- [10] <u>GD3000: 3-Phase Brushless Motor Pre-Driver</u>
- [11] S32K3 Motor control: The new TPPSDK (GD3000 driver) based on RTD
- [12] Rashid, M. H. Power Electronics Handbook, 2nd Edition. Academic Press
- [13] Motor Control Application Tuning (MCAT) Tool
- [14] AN4912 Tuning 3-Phase PMSM Sensorless Control Application Using MCAT Tool
- [15] AN4642 Motor Control Application Tuning (MCAT) Tool for 3-Phase PMSM

How To Reach Us Home Page: nxp.com Web Support: nxp.com/support Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Security** — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for

Table continues on the next page...

doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** —This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Synopsys and Designware are registered trademarks of Synopsys, Inc. Portions © 2017, 2019 Synopsys, Inc. Used with permission. All rights reserved. This product uses SuperFlash® technology. SuperFlash® is a registered trademark of Silicon Storage Technology, Inc.



© NXP B.V. 2021.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 11/2021 Document identifier: AN13767

